CSE3201
Digital Logic Design
General Information
Course Information
Grading Policy
Lecture Schedule
Homework and Exercise
Lab
Exam information
HW 0% Quizzes 10% Lab 10% Project 10% Midterm 25% Final 45%