
Chapter 5: Computing Components

Stored Program Concept – Ch. 5.2

- von Neumann architecture
 - memory holds both data and instructions (interchangeable)
 - Central Processing Unit (CPU)
 - Arithmetic/logic unit (ALU)
 - Control Unit
 - input, output units
- Fetch-(Decode)-Execute Cycle
 - fetch next instruction (PC determines from where)
 - decode instruction (extract op code, operand address)
 - get data, if needed (operand address determines from where)
 - execute instruction
 - advance PC (program counter)





- Generally the faster your computer can get through a fetch-decodeexecute cycle, the faster it will perform
- Cycle times are measured in "gigahertz' these days: a billion cycles per second
- PCs these days reach 3.5 gigahertz (3.5 billion cycles/sec.)

Let's design a computer

Generic CPU with Registers

Program Counter (PC) [5 bits] Instruction Register (IR) [8 bits] Memory Address Register (MAR) [5 bits] ↔ Memory Memory Data Register (MDR) [8 bits] Accumulator (A or Acc)





Instruction format: 3-bit op code, 5-bit address

| op code | address |
|---------|---------|
| 3 bits | 5 bits |

Instructions and their op codes:

- 000 HALT (HLT)
- 001 LOAD (LDA)
- 010 STORE (STA)
- 011 ADD (ADD)
- 100 SUBTRACT (SUB)
- 101 BRANCH (BR)
- 110 BRANCH ON ZERO (BRZ)
- 111 BRANCH ON POSITIVE (BRP)

| LOAD Instruction (LDA) | |
|--------------------------------|--|
| $PC \rightarrow MAR$ | |
| $MDR \rightarrow IR$ | |
| IR [address] \rightarrow MAR | |
| $MDR \rightarrow A$ | |
| $PC + 1 \rightarrow PC$ | |

ADD Instruction (ADD) $PC \rightarrow MAR$ $MDR \rightarrow IR$ $IR [address] \rightarrow MAR$ $A + MDR \rightarrow A$ $PC + 1 \rightarrow PC$ STORE Instruction (STA) $PC \rightarrow MAR$ $MDR \rightarrow IR$ $A \rightarrow MDR$ $IR [address] \rightarrow MAR$ $PC + 1 \rightarrow PC$

HALT Instruction (HLT) $PC \rightarrow MAR$ $MDR \rightarrow IR$ stop