

COMPUTER ORGANIZATION AND DESIGN

The Hardware/Software Interface



EECS2021E

Computer Organization Amir Ashouri York University Fall 2019

These slides are based on the slides by the authors. The slides doesn't include all the material covered in the lecture. The slides will be explained, modified, and sometime corrected in the lecture.

Course Staff

Instructor:

- Amir Ashouri (<u>aashouri@eecs.yorku.ca</u>)
- Office Hours: Wednesdays (will be announced)
- https://wiki.eecs.yorku.ca/course_archive/2019-20/F/2021E
- TAs: (will be announced)
 - Main point of contact for your course labs

Lab Hours:

LAB 01 (Mondays) 19:00-22:00 (YK LAS 1006) LAB 02 (Tuesdays) 19:00-22:00 (YK LAS 1006)



Course Textbook





Required Textbook:

"Computer Organization and Design RISC-V Edition: The Hardware Software Interface"

(The Morgan Kaufmann Series in Computer Architecture and Design) David A. Patterson & John L. Hennessy 1st edition.



Tentative Schedule

	Date	Lecture Content	Labs	
1	Sep 9 to 11	Chapter 1, Chapter 2 (2.1 - 2.4)		
2	Sep 9 to 11	Chapter 2 (2.5 - 2.7)		
	Sep 16 to 20	Chapter 2 (2.8)	Lab 1	
3	Sep 23 to 27	Chapter 2 (2.9 - 2.11)	Lab 2	
4	Sep 30 to Oct 4	Chapter 2	Lab 3	
5	Oct 7 to Oct 11	Chapter 3	Lab 4	
6	Oct 14 to Oct 18	Fall Reading Week - NO CLASSES		
7	Oct 21 to Oct 25	Chapter 3		MidTerm
8	Oct 28 to Nov 1	Chapter 3	Lab 5	
9	Nov 4 to Nov 1	Chapter 3	Lab 6	
10	Oct 28 to Nov 1	Chapter 3	Lab 7	
11	Oct 28 to Nov 1	Chapter 4	Lab 8	
12	Apr 1 to Apr 5	Chapter 4		
13	Apr 8 to Apr 12	Chapter 4		



 \leq



General Prerequisite

Basic Understanding of Programing

Labs (@ LAS 1006)

 We will use York's inhouse RISK-V simulator for our lab assignments



RISK-V Simulator (1/2)





RISK-V Simulator (2/2)

addi x5, x0, 1 ASSEMBLY LISTING ADDRESS BIN/HEX CODE HEX OPERANDS INT OPERANDS	
addi x5, x0, 1 ASSEMBLY LISTING ADDRESS BIN/HEX CODE HEX OPERANDS INT OPERANDS	-lelp ᅌ
0x000000000000 I 000000000 000 000 0010 0010011 addi x5 x0 0x001 addi x5,x0,1 SYMBOL TABLE 0x00000000000000000000000000000000000	
Compile V BIN V HEX V INT V TXT Source InitPC 0x000000000000 START Stop Run Next V TXT	Listing
INT Regs x0 zero 0x00000000000000000000000000000000000	
x11 a1 0x00000000000000 0 x12 a2 0x0000000000000 0 x13 a3 0x000000000000 0 x14 a4 0x0000000000000 0 x15 a5 0x0000000000000 0 x16 a6 0x0000000000000 0 x17 a7 0x0000000000000 0 x18 s2 0x000000000000 0 x21 s5 0x000000000000 0 x21 s5 0x000000000000 0 x21 s5 0x0000000000000 0	MA OUT



Grade Composition

Lab 30% Midterm 30% Final 40%



EECS2021E Course Description

Features RISC-V, the first such architecture designed to be used in modern computing environments, such as cloud computing, mobile devices, and other embedded systems

Includes relevant examples, exercises, and material highlighting the emergence of mobile computing and the cloud



What You Will Learn

- How programs are translated into the machine language
 - And how the hardware executes them
- The hardware/software interface
- What determines program performance
 - And how it can be improved
- How hardware designers improve performance



The Computer Revolution

- Progress in computer technology
 - Underpinned by Moore's Law
- Makes novel applications feasible
 - Computers in automobiles
 - Cell phones
 - Human genome project
 - World Wide Web
 - Search Engines
- Computers are pervasive



Classes of Computers

- Supercomputers
 - High-end scientific and engineering calculations
 - Highest capability but represent a small fraction of the overall computer market

Embedded computers

- Hidden as components of systems
- Stringent power/performance/cost constraints



The PostPC Era





The PostPC Era

- Personal Mobile Device (PMD)
 - Battery operated
 - Connects to the Internet
 - Hundreds of dollars
 - Smart phones, tablets, electronic glasses
- Cloud computing
 - Warehouse Scale Computers (WSC)
 - Software as a Service (SaaS)
 - Portion of software run on a PMD and a portion run in the Cloud
 - Amazon and Google



Understanding Performance

- Algorithm
 - Determines number of operations executed
- Programming language, compiler, architecture
 - Determine number of machine instructions executed per operation
- Processor and memory system
 - Determine how fast instructions are executed
- I/O system (including OS)
 - Determines how fast I/O operations are executed



Eight Great Ideas

- Design for *Moore's Law*
- Use abstraction to simplify design
- Make the common case fast
- Performance via parallelism
- Performance via pipelining
- Performance via prediction
- Hierarchy of memories
- Dependability via redundancy





Below Your Program

- Application software
 - Written in high-level language
- System software



- Compiler: translates HLL code to machine code
- Operating System: service code
 - Handling input/output
 - Managing memory and storage
 - Scheduling tasks & sharing resources
- Hardware
 - Processor, memory, I/O controllers



Levels of Program Code

- High-level language
 - Level of abstraction closer to problem domain
 - Provides for productivity and portability
- Assembly language
 - Textual representation of instructions
- Hardware representation
 - Binary digits (bits)
 - Encoded instructions and data





Components of a Computer





- Same components for all kinds of computer
 - Desktop, server, embedded

Input/output includes

- User-interface devices
 - Display, keyboard, mouse
- Storage devices
 - Hard disk, CD/DVD, flash
- Network adapters
 - For communicating with other computers



Inside the Processor (CPU)

- Datapath: performs operations on data
- Control: sequences datapath, memory, ...
 - Cache memory
 - Small fast SRAM memory for immediate access to data



Abstractions

The BIG Picture

- Abstraction helps us deal with complexity
 Hide lower-level detail
- Instruction set architecture (ISA)
 - The hardware/software interface
- Application binary interface
 - The ISA plus system software interface
- Implementation
 - The details underlying and interface



Technology Trends

- Electronics technology continues to evolve
 - Increased capacity and performance
 - Reduced cost



DRAM capacity

Year	Technology	Relative performance/cost
1951	Vacuum tube	1
1965	Transistor	35
1975	Integrated circuit (IC)	900
1995	Very large scale IC (VLSI)	2,400,000
2013	Ultra large scale IC	250,000,000,000



Semiconductor Technology

- Silicon atoms: semiconductor
- Add materials to transform properties:
 - Conductors N or P.
 - Switch Combine them to make switches.





Manufacturing ICs



Yield: proportion of working dies per wafer



Intel Core i7 Wafer



300mm wafer, 280 chips, 32nm technology
Each chip is 20.7 x 10.5 mm





Cost per die =
$$\frac{\text{Cost per wafer}}{\text{Dies per wafer } \times \text{Yield}}$$

Dies per wafer $\approx \text{Wafer area/Die area}$
 $\text{Yield} = \frac{1}{(1+(\text{Defects per area} \times \text{Die area}/2))^2}$

Nonlinear relation to area and defect rate

- Wafer cost and area are fixed
- Defect rate determined by manufacturing process
- Die area determined by architecture and circuit design



Defining Performance

Which airplane has the best performance?





Response Time and Throughput

- Response time
 - How long it takes to do a task
- Throughput
 - Total work done per unit time
 - e.g., tasks/transactions/... per hour
 - How are response time and throughput affected by
 - Replacing the processor with a faster version?
 - Adding more processors?
 - We'll focus on response time for now...



Relative Performance

- Define Performance = 1/Execution Time
- "X is n time faster than Y"

Performance_x/Performance_y

= Execution time_Y/Execution time_X = n

Example: time taken to run a program

- 10s on A, 15s on B
- Execution Time_B / Execution Time_A = 15s / 10s = 1.5
- So A is 1.5 times faster than B



Measuring Execution Time

Elapsed time

- Total response time, including all aspects
 Processing I/O, OS overhead, idle time
 - Processing, I/O, OS overhead, idle time
- Determines system performance
- CPU time
 - Time spent processing a given job
 - Discounts I/O time, other jobs' shares
 - Comprises user CPU time and system CPU time
 - Different programs are affected differently by CPU and system performance



CPU Clocking

 Operation of digital hardware governed by a constant-rate clock



Clock period: duration of a clock cycle

e.g., 250ps = 0.25ns = 250×10⁻¹²s

Clock frequency (rate): cycles per second

e.g., 4.0GHz = 4000MHz = 4.0×10⁹Hz



CPU Time

```
CPU Time = CPU Clock Cycles × Clock Cycle Time
```

CPU Clock Cycles Clock Rate

- Performance improved by
 - Reducing number of clock cycles
 - Increasing clock rate
 - Hardware designer must often trade off clock rate against cycle count



CPU Time Example

- Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
 - Aim for 6s CPU time on this computer
 - Can do faster clock, but this causes 1.2 × clock cycles for the rest of the CPU design
 - How fast must Computer B clock be?

$$Clock Rate_{B} = \frac{Clock Cycles_{B}}{CPU Time_{B}} = \frac{1.2 \times Clock Cycles_{A}}{6s}$$

$$Clock Cycles_{A} = CPU Time_{A} \times Clock Rate_{A}$$

$$= 10s \times 2GHz = 20 \times 10^{9}$$

$$Clock Rate_{B} = \frac{1.2 \times 20 \times 10^{9}}{6s} = \frac{24 \times 10^{9}}{6s} = 4GHz$$



Chapter 1 — Computer Abstractions and Technology — 33

Instruction Count and CPI

Clock Cycles = Instruction Count × Cycles per Instruction

CPU Time = Instruction Count × CPI × Clock Cycle Time

Instruction Count × CPI

Clock Rate

- Instruction Count for a program
 - Determined by program, ISA and compiler
- Average cycles per instruction
 - Determined by CPU hardware
 - If different instructions have different CPI
 - Average CPI affected by instruction mix



CPI Example

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

```
\begin{array}{l} \mathsf{CPU\,Time}_{\mathsf{A}} = \mathsf{Instruction\,Count} \times \mathsf{CPI}_{\mathsf{A}} \times \mathsf{Cycle\,Time}_{\mathsf{A}} \\ = \mathsf{I} \times 2.0 \times 250 \mathsf{ps} = \mathsf{I} \times 500 \mathsf{ps} & & \mathsf{A} \text{ is faster...} \\ \mathsf{CPU\,Time}_{\mathsf{B}} = \mathsf{Instruction\,Count} \times \mathsf{CPI}_{\mathsf{B}} \times \mathsf{Cycle\,Time}_{\mathsf{B}} \\ = \mathsf{I} \times 1.2 \times 500 \mathsf{ps} = \mathsf{I} \times 600 \mathsf{ps} \\ \hline \mathsf{CPU\,Time}_{\mathsf{A}} = \frac{\mathsf{I} \times 600 \mathsf{ps}}{\mathsf{I} \times 500 \mathsf{ps}} = 1.2 & & \mathsf{...by\,this\,much} \end{array}
```



CPI in More Detail

If different instruction classes take different numbers of cycles

Clock Cycles =
$$\sum_{i=1}^{n} (CPI_i \times Instruction Count_i)$$





CPI Example

 Alternative compiled code sequences using instructions in classes A, B, C

Class	А	В	С
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

- Sequence 1: IC = 5
 - Clock Cycles
 = 2×1 + 1×2 + 2×3
 = 10
 - Avg. CPI = 10/5 = 2.0

- Sequence 2: IC = 6
 - Clock Cycles
 = 4×1 + 1×2 + 1×3
 = 9
 - Avg. CPI = 9/6 = 1.5

Performance Summary

The BIG Picture



Performance depends on

- Algorithm: affects IC, possibly CPI
- Programming language: affects IC, CPI
- Compiler: affects IC, CPI
- Instruction set architecture: affects IC, CPI, T_c



×1000

Power Trends



In CMOS IC technology

×30

Power = Capacitive load \times Voltage² \times Frequency

Chapter 1 — Computer Abstractions and Technology — 39

 $5V \rightarrow 1V$

Reducing Power

- Suppose a new CPU has
 - 85% of capacitive load of old CPU
 - 15% voltage and 15% frequency reduction

$$\frac{P_{new}}{P_{old}} = \frac{C_{old} \times 0.85 \times (V_{old} \times 0.85)^2 \times F_{old} \times 0.85}{C_{old} \times V_{old}^2 \times F_{old}} = 0.85^4 = 0.52$$

- The power wall
 - We can't reduce voltage further
 - We can't remove more heat
- How else can we improve performance?



Uniprocessor Performance





Multiprocessors

- Multicore microprocessors
 - More than one processor per chip
- Requires explicitly parallel programming
 - Compare with instruction level parallelism
 - Hardware executes multiple instructions at once
 - Hidden from the programmer
 - Hard to do
 - Programming for performance
 - Load balancing
 - Optimizing communication and synchronization



SPEC CPU Benchmark

- Programs used to measure performance
 - Supposedly typical of actual workload
- Standard Performance Evaluation Corp (SPEC)
 - Develops benchmarks for CPU, I/O, Web, …
 - SPEC CPU2006
 - Elapsed time to execute a selection of programs
 Negligible I/O, so focuses on CPU performance
 - Normalize relative to reference machine
 - Summarize as geometric mean of performance ratios
 - CINT2006 (integer) and CFP2006 (floating-point)





CINT2006 for Intel Core i7 920

Description	Name	Instruction Count x 10 ⁹	CPI	Clock cycle time (seconds x 10 ^{–9})	Execution Time (seconds)	Reference Time (seconds)	SPECratio
Interpreted string processing	perl	2252	0.60	0.376	508	9770	19.2
Block-sorting compression	bzip2	2390	0.70	0.376	629	9650	15.4
GNU C compiler	gcc	794	1.20	0.376	358	8050	22.5
Combinatorial optimization	mcf	221	2.66	0.376	221	9120	41.2
Go game (AI)	go	1274	1.10	0.376	527	10490	19.9
Search gene sequence	hmmer	2616	0.60	0.376	590	9330	15.8
Chess game (AI)	sjeng	1948	0.80	0.376	586	12100	20.7
Quantum computer simulation	libquantum	659	0.44	0.376	109	20720	190.0
Video compression	h264avc	3793	0.50	0.376	713	22130	31.0
Discrete event simulation library	omnetpp	367	2.10	0.376	290	6250	21.5
Games/path finding	astar	1250	1.00	0.376	470	7020	14.9
XML parsing	xalancbmk	1045	0.70	0.376	275	6900	25.1
Geometric mean	-	_	-	_	-	-	25.7



SPEC Power Benchmark

Power consumption of server at different workload levels

- Performance: ssj_ops/sec
- Power: Watts (Joules/sec)

$$Overall ssj_ops per Watt = \left(\sum_{i=0}^{10} ssj_ops_i\right) / \left(\sum_{i=0}^{10} power_i\right)$$



SPECpower_ssj2008 for Xeon X5650

Target Load %	Performance (ssj_ops)	Average Power (Watts)
100%	865,618	258
90%	786,688	242
80%	698,051	224
70%	607,826	204
60%	521,391	185
50%	436,757	170
40%	345,919	157
30%	262,071	146
20%	176,061	135
10%	86,784	121
0%	0	80
Overall Sum	4,787,166	1,922
Σ ssj_ops/ Σ power =		2,490



Pitfall: Amdahl's Law

Improving an aspect of a computer and expecting a proportional improvement in overall performance



Example: multiply accounts for 80s/100s

How much improvement in multiply performance to get 5× overall?

$$20 = \frac{80}{n} + 20$$
 • Can't be done!

Corollary: make the common case fast



Fallacy: Low Power at Idle

Look back at i7 power benchmark

- At 100% load: 258W
- At 50% load: 170W (66%)
- At 10% load: 121W (47%)
- Google data center
 - Mostly operates at 10% 50% load
 - At 100% load less than 1% of the time
- Consider designing processors to make power proportional to load



Pitfall: MIPS as a Performance Metric

- MIPS: Millions of Instructions Per Second
 - Doesn't account for
 - Differences in ISAs between computers
 - Differences in complexity between instructions



CPI varies between programs on a given CPU



Concluding Remarks

- Cost/performance is improving
 - Due to underlying technology development
- Hierarchical layers of abstraction
 - In both hardware and software
- Instruction set architecture
 - The hardware/software interface
- Execution time: the best performance measure
- Power is a limiting factor
 - Use parallelism to improve performance

