

Chapter 6

Folding

CSE4210 Winter 2012

Mokhtar Aboelaze


YORK UNIVERSITY

CSE4210

Folding

- The folding transformation is used to systematically determine the control circuits in DSP architecture where multiple algorithm operations are time-multiplexed to a single functional unit.
- The hardware is reduced by a factor of N , the time is increased by the same factor.
- May lead to a large number of registers, thus registers minimization techniques are studied.

Example



Cycle	A	B	E	C	D
0	$a(0)$	$b(0)$	$a(0)+b(0)$	—	—
1	$a(0)+b(0)$	$c(0)$	$a(0)+b(0)+c(0)$	$a(0)+b(0)$	—
2	$a(1)$	$b(1)$	$a(1)+b(1)$	$a(0)+b(0)+c(0)$	$a(0)+b(0)+c(0)$
3	$a(1)+b(1)$	$c(1)$	$a(1)+b(1)+c(1)$	$a(1)+b(1)$	—
4	$a(2)$	$b(2)$	$a(2)+b(2)$	$a(1)+b(1)+c(1)$	$a(1)+b(1)+c(1)$
5	$a(2)+b(2)$	$c(2)$	$a(2)+b(2)+c(2)$	$a(2)+b(2)$	—
6	$a(3)$	$b(3)$	$a(3)+b(3)$	$a(2)+b(2)+c(2)$	$a(2)+b(2)+c(2)$


Folding Transformation

- The objective is to provide a systematic technique for designing control circuits for hardware where several algorithm operations are mapped to the same piece of hardware via time-multiplexing of course.
- We start with a DFG for the algorithm.
- We need the following definitions

Folding Transformation

- U and V are two nodes in the original DFG.
- U and V are connected via an edge e with a delay $w(e)$
 $U \xrightarrow{w(e)} V$
- Folding factor is N
- Node (computation) U l^{th} iteration is performed at time $Nl + u$
- Node (computation) V l^{th} iteration is performed at time $Nl + v$
- H_u and H_v are the hardware units U and V are performed at
- H_u and H_v are pipelined by P_u and P_v stages

Folding Transformation



Folding Transformation


- The results of the l^{th} iteration of node U is available at $Nl+u+P_u$
- Since there are $w(e)$ delays between U and V, the result is needed in the $(l+w(e))^{th}$ iteration of V, which is executed at $N(l+w(e))+v$

$$D_F(U \xrightarrow{e} V) = [N(l + w(e) + v)] - [Nl + P_u + u] \\ = Nw(e) - P_u + v - u$$

Folding Transformation

- Folding Set
 - Is an ordered set of operations executed by the same functional unit.
 - Each folding set contains N entries (some of which may be null operations)
 - The J^{th} position within the folding set is executed in the time partition j
 - For example the folding set $S_1 = \{A_1, \phi, A_2\}$ for $N=3$
 - A_1 is performed during the 0^{th} time partition $S_1|0$, while A_2 is done in the 2^{nd} time partition $S_1|2$
 - Folding set is obtained using a scheduling and allocation algorithm

Example




□ $N=4$

□ Folding sets are
adder $S_1 = \{4, 2, 3, 1\}$ and
a multiplier
 $S_2 = \{5, 8, 6, 7\}$

□ Addition takes 1 and
multiplication 2 time
units


□ 1-stage adder and 2-
stage multiplier

Example



$$\begin{aligned}
 D_F(1 \rightarrow 2) &= 4(1) - \boxed{1} + 1 - 3 = 1 \\
 D_F(1 \rightarrow 5) &= 4(1) - \boxed{1} + 0 - 3 = 0 \\
 D_F(1 \rightarrow 6) &= 4(1) - \boxed{1} + 2 - 3 = 2 \\
 D_F(1 \rightarrow 7) &= 4(1) - \boxed{1} + 3 - 3 = 3 \\
 D_F(1 \rightarrow 8) &= 4(2) - \boxed{1} + 1 - 3 = 5 \\
 D_F(3 \rightarrow 1) &= 4(0) - \boxed{1} + 3 - 2 = 0 \\
 D_F(4 \rightarrow 2) &= 4(0) - \boxed{1} + 1 - 0 = 0 \\
 D_F(5 \rightarrow 3) &= 4(0) - \boxed{2} + 2 - 0 = 0 \\
 D_F(6 \rightarrow 4) &= 4(1) - \boxed{2} + 0 - 2 = 0 \\
 D_F(7 \rightarrow 3) &= 4(1) - \boxed{2} + 2 - 3 = 1 \\
 D_F(8 \rightarrow 4) &= 4(1) - \boxed{2} + 0 - 1 = 1.
 \end{aligned}$$

$$D_F(U \xrightarrow{e} V) = Nw(e) - P_u + v - u$$



Folding Transformation

- What if some of the D_F 's are negative
- Of course we can not implement that
- A condition: $D_F \geq 0$
- We can use retiming of the original graph to get a valid D_F 's
- Recall, retiming equation $U \rightarrow V$

$$w_r(e) = w(e) + r(V) - r(U) \geq 0$$

Folding Transformation

$D'_F(U \xrightarrow{e} V)$ is the delays in the folded retimed graph

$$D_F(U \xrightarrow{e} V) = Nw(e) - P_u + v - u$$

$$D'_F(U \xrightarrow{e} V) = N(w(e) + r(V) - r(U)) - P_u + v - u$$

$$D'_F(U \xrightarrow{e} V) = Nw(e) - P_u + v - u + Nr(V) - Nr(U)$$

$$D'_F(U \xrightarrow{e} V) = D_F(U \xrightarrow{e} V) + Nr(V) - Nr(U) \geq 0$$

$$r(U) - r(V) \leq \frac{D_F(U \xrightarrow{e} V)}{N}$$

$$r(U) - r(V) \leq \left\lfloor \frac{D_F(U \xrightarrow{e} V)}{N} \right\rfloor$$

Folding Transformation

- We can use the techniques in Chapter 4 to solve for retiming.
- Then we fold the graph $\rightarrow$ valid transformation


The figure contains two block diagrams of a 2-D discrete-time system. The top diagram is a direct implementation. It has an input 'IN' entering a summing junction (1) with state $(S_1|3)$. The output of junction 1 goes to a summing junction (2) with state $(S_1|1)$ to produce 'OUT'. A feedback path from junction 2 goes through a delay block 'D' to junction 3 with state $(S_1|2)$. Junction 3 has two inputs: one from junction 1 and another from a summing junction (4) with state $(S_1|0)$. Junction 4 has two inputs: one from junction 3 and another from a summing junction (6) with state $(S_2|2)$. Junction 6 has two inputs: one from junction 4 and another from a summing junction (8) with state $(S_2|1)$. Junction 8 has two inputs: one from junction 6 and another from a summing junction (7) with state $(S_2|3)$. Junction 7 has two inputs: one from junction 8 and another from a summing junction (5) with state $(S_2|0)$. Junction 5 has two inputs: one from junction 7 and another from junction 3. There are two multipliers: 'a' between junctions 5 and 6, and 'b' between junctions 6 and 8. There are two delay blocks 'D': one between junctions 2 and 3, and another between junctions 4 and 5. A dashed line labeled c_1 connects junction 7 to junction 3. A dashed line labeled c_2 connects junction 2 to junction 4. The bottom diagram is a restructured implementation. It has an input 'IN' entering a summing junction (1) with state $(S_1|3)$. The output of junction 1 goes to a summing junction (2) with state $(S_1|1)$ to produce 'OUT'. A feedback path from junction 2 goes through a delay block 'D' to junction 3 with state $(S_1|2)$. Junction 3 has two inputs: one from junction 1 and another from a summing junction (4) with state $(S_1|0)$. Junction 4 has two inputs: one from junction 3 and another from a summing junction (6) with state $(S_2|2)$. Junction 6 has two inputs: one from junction 4 and another from a summing junction (8) with state $(S_2|1)$. Junction 8 has two inputs: one from junction 6 and another from a summing junction (7) with state $(S_2|3)$. Junction 7 has two inputs: one from junction 8 and another from a summing junction (5) with state $(S_2|0)$. Junction 5 has two inputs: one from junction 7 and another from junction 3. There are four multipliers: 'a' between junctions 5 and 6, 'b' between junctions 6 and 8, 'c' between junctions 3 and 7, and 'd' between junctions 7 and 8. There are four delay blocks 'D': one between junctions 2 and 3, one between junctions 4 and 5, one between junctions 6 and 7, and one between junctions 8 and 9. A dashed line labeled c_1 connects junction 7 to junction 3. A dashed line labeled c_2 connects junction 2 to junction 4.

$$r(U) - r(V) \leq \left| \frac{D_F(U \xrightarrow{e} V)}{N} \right|$$

Exercise

Edge	Folding Equation	Retiming for Folding Constraint
$1 \rightarrow 2$	$D_F(1 \rightarrow 2) = -3$	$r(1) - r(2) \leq -1$
$1 \rightarrow 5$	$D_F(1 \rightarrow 5) = 0$	$r(1) - r(5) \leq 0$
$1 \rightarrow 6$	$D_F(1 \rightarrow 6) = 2$	$r(1) - r(6) \leq 0$
$1 \rightarrow 7$	$D_F(1 \rightarrow 7) = 7$	$r(1) - r(7) \leq 1$
$1 \rightarrow 8$	$D_F(1 \rightarrow 8) = 5$	$r(1) - r(8) \leq 1$
$3 \rightarrow 1$	$D_F(3 \rightarrow 1) = 0$	$r(3) - r(1) \leq 0$
$4 \rightarrow 2$	$D_F(4 \rightarrow 2) = 0$	$r(4) - r(2) \leq 0$
$5 \rightarrow 3$	$D_F(5 \rightarrow 3) = 0$	$r(5) - r(3) \leq 0$
$6 \rightarrow 4$	$D_F(6 \rightarrow 4) = -4$	$r(6) - r(4) \leq -1$
$7 \rightarrow 3$	$D_F(7 \rightarrow 3) = -3$	$r(7) - r(3) \leq -1$
$8 \rightarrow 4$	$D_F(8 \rightarrow 4) = -3$	$r(8) - r(4) \leq -1$

Exercise



Solution



- One solution is
 - $r(1)=-1$ $r(2)=0$ $r(3)=0$ $r(4)=0$
 - $r(5)=0$ $r(6)=-1$ $r(7)=-1$ $r(8)=-1$
- Can we reach the above solution from the method we studies in this course? **NO**
- Another solution
 - $r(1)=-1$ $r(2)=0$ $r(3)=-1$ $r(4)=0$
 - $r(5)=-1$ $r(6)=-1$ $r(7)=-2$ $r(8)=-2$

Registers Minimization Techniques

- The objective is to minimize the number of registers in the implementation of a DSP algorithm. Topics
 - Life time analysis
 - Data allocation using forward-backward register allocation
 - Register minimization in folded architecture
 - Examples

Life Time Analysis

- A data sample (variable) is alive from the time it is produced, until the time it is consumed (dead).
- During that time, the variable is stored in a register.
- The maximum number of live variables at any time is the minimum number of registers required for the implementation.
- We use the convention that the variable is not alive during the cycle it is produced in, and alive during the cycle it is consumed in.





Output time
with zero delay

Example

Sample	T_{input}	T_{zout}	T_{diff}	T_{output}	Life
a	0	0	0	4	0 → 4
b	1	3	2	7	1 → 7
c	2	6	4	10	2 → 10
d	3	1	-2	5	3 → 5
e	4	4	0	8	4 → 8
f	5	7	2	11	5 → 11
g	6	2	-4	6	6 → 6
h	7	5	-2	9	7 → 9
i	8	8	0	12	8 → 12

+4


Circular Life-Time Chart



Data Allocation

- Determine the min. number of registers
- Input each variable at the time its life starts. If more than one use multiple registers such that the longest lifetime is allocated to the initial register.
- Each variable is allocated in a forward manner until it is dead or reaches the last register
- Allocation is periodic, all allocation to current iteration repeats itself after after N
- If reaches the last register and not dead allocate backward ((if more than one, choose one that has been allocated backward before), then forward again and so on.

Allocation table



Cycle	I/P	R1	R2	R3	R4	O/P
0	a					
1	b	a				
2	c	b	a			
3	d	c	b	a		
4	e	d	c	b	a	a
5	f	e	d	c	b	d
6	g	f	e	b	c	g
7	h	c	f	e	b	b
8	i	h	c	f	e	e
9		i	h	c	f	h
10			i	f	c	c
11				i	f	f
12					i	i


$$N = 6$$

Cycles	a	b	c	#live
0				0
1				1
2				2
3				2
4	●			2
5	●			2
6	●			2+0
7	●	●	●	2+1=3


Cycle	input	R1	R2	R3	Output
0	a				
1	b	a			
2		b	a		
3			b	a	
4	c		a	b	a
5			b	c	
6			c	b	
7			b	c	b,c

Synthesis

Cycle	I/P	R1	R2	R3	R4	O/P
0	a					
1	b	a				
2	c	b	a			
3	d	c	b	a		
4	e	e	e	e	a	a
5	f	e	d	c	b	d
6	g	f	e	b	c	g
7	h	c	f	e	b	b
8	i	h	c	f	e	e
9		i	h	c	f	h
10			i	f	c	c
11				i	f	f
12					i	i



Folded Architecture
(A switch is a MUX)



cycle	a_0	b_0	c_0	# live
0				0
1				1
2				2
3				2
4				2
5				2
6				$2+0=2$
7				$2+1=3$


Cycle	input	R1	R2	R3	Output
0	a				
1	b	a			
2		b	a		
3			b	a	
4	c		a	b	a
5			b	c	
6			c	b	
7			b	c	b,c

Register Minimization for Folded Architecture

- Perform retiming for folding
- Write the folding equations
- Use the folding equations to construct a lifetime table
- Draw the lifetime chart and determine the minimum number of registers
- Perform forward-backward register allocation
- Draw the folded architecture

Example

- Consider the Biquad example.
- Node u is created at time $u + P_u$
- Node u is consumed at time $= u + P_u + \max_v(D_F(U \rightarrow V))$
- We have already solved this example and we got the folding equations



Biquad Filter

$$D_F(U, V) = Nw(e) - P_u + v - u$$

$$\begin{aligned} D_F(1 \rightarrow 2) &= 4(1) - 1 + 1 - 3 = 1 \\ D_F(1 \rightarrow 5) &= 4(1) - 1 + 0 - 3 = 0 \\ D_F(1 \rightarrow 6) &= 4(1) - 1 + 2 - 3 = 2 \\ D_F(1 \rightarrow 7) &= 4(1) - 1 + 3 - 3 = 3 \\ D_F(1 \rightarrow 8) &= 4(2) - 1 + 1 - 3 = 5 \\ D_F(3 \rightarrow 1) &= 4(0) - 1 + 3 - 2 = 0 \\ D_F(4 \rightarrow 2) &= 4(0) - 1 + 1 - 0 = 0 \\ D_F(5 \rightarrow 3) &= 4(0) - 2 + 2 - 0 = 0 \\ D_F(6 \rightarrow 4) &= 4(1) - 2 + 0 - 2 = 0 \\ D_F(7 \rightarrow 3) &= 4(1) - 2 + 2 - 3 = 1 \\ D_F(8 \rightarrow 4) &= 4(1) - 2 + 0 - 1 = 1. \end{aligned}$$


Node U produces data at
time $= u + P_u$

Node	$T_{input} \rightarrow T_{output}$
1	4 $\rightarrow$ 9
2	-----
3	3 $\rightarrow$ 3
4	1 $\rightarrow$ 1
5	2 $\rightarrow$ 2
6	4 $\rightarrow$ 4
7	5 $\rightarrow$ 6
8	3 $\rightarrow$ 4

T_{out} for node U


$$u + P_u + \max_v \{D_F(U \rightarrow V)\}$$

Biquad Filter


Node $T_{\text{input}} \rightarrow T_{\text{output}}$

1	4 → 9
2	-----
3	3 → 3
4	1 → 1
5	2 → 2
6	4 → 4
7	5 → 6
8	3 → 4

Biquad Filter




cycle	i/p	R1	R2	o/p
0				
1				
2				
3	n8			
4	n1	(n8)		n8
5	n7	n1		
6		(n7)	n1	n7
7			n1	
8			n1	
9			(n1)	n1



YORK UNIVERSITY CSE4210

Explanation

- Now, we build the architecture (final architecture is in the previous slide) by considering every edge in the graph.
- Combining these partial architecture to make the final one.




Considering $1 \rightarrow 2$ (Adder to adder)

N1 is produced at time 0 ($4l+0$) needed by 2 at time 1 (a delay of 1)

An edge from R1 (where the result will be after 1 time unit) to node 2 (adder) that switches at time $4l+1$

Also, input is switched at $4l+3$ and output at $4l+2$




$1 \rightarrow 5$ (adder to multiplier)

That require 0 delay ($D_F(1 \rightarrow 5)$) created at 0 consumed at 0

A path from output of adder to input of multiplier switches at $4l+0$






1 $\rightarrow$ 8 delay of 5


N1 produces result at 0, needed after 5 at multiplier $4\ell+1$

A switch Adder to R1 at 0, R1 $\rightarrow$ R2 at 1, R2 $\rightarrow$ R2 at 2, R2 $\rightarrow$ R2 at 3. R2 $\rightarrow$ R2 at 4 ($4\ell+0$), R2 $\rightarrow$ Multiplier at 5 ($4\ell+1$)



3 $\rightarrow$ 1 delay of 0


N3 produces result at 3, needed at 3 at adder



4 → 2 delay of 0

N4 produces result at 1, needed at adder at 1 no delay


Switch from output of adder to input of adder with no delay at 1



5 → 3 delay of 0

N5 produces at 2, needed at adder with no delay


A switch from output of multiplier to input of adder at 2



6 $\rightarrow$ 4 delay of 0

N6 produces at 4 i.e. 0 ($2=2$) needed with no delay at adder


A switch from output of multiplier to input of adder at 0



7 $\rightarrow$ 3 delay of 1

N7 produces at $(3+2)=1$, needed after 1 delay at adder


A switch from multiplier to R1 at 1, R1 $\rightarrow$ adder at 2



8 $\rightarrow$ 4 delay of 1

N8 produces at $(1+2)=3$ needed after one delay to input of adder

A switch from Multiplier $\rightarrow$ R1 at 3 and R1 $\rightarrow$ adder at 0



Superimposing the switches produces the final architecture

Note that constants a,b,c,d are muxed into multiplier at {0,2,3,1}