

adca	8-bit add with carry to RegA	inx	16-bit increment RegX
adcb	8-bit add with carry to RegB	iny	16-bit increment RegY
adda	8-bit add to RegA	jmp	jump always
addb	8-bit add to RegB	jsr	jump to subroutine
addd	16-bit add to RegD	ldaa	8-bit load memory into RegA
anda	8-bit logical and to RegA	ldab	8-bit load memory into RegB
andb	8-bit logical and to RegB	ldd	16-bit load memory into RegD
asl/lsl	8-bit left shift Memory	lds	16-bit load memory into RegSP
asla/lsla	8-bit left shift RegA	ldx	16-bit load memory into RegX
aslb/lslb	8-bit arith left shift RegB	ldy	16-bit load memory into RegY
asld/lslD	16-bit left shift RegD	lsr	8-bit logical right shift memory
asr	8-bit arith right shift Memory	lsra	8-bit logical right shift RegA
asra	8-bit arith right shift	lsrb	8-bit logical right shift RegB
asrb	8-bit arith right shift to RegB	lsrd	16-bit logical right shift RegD
bcc	branch if carry clear	mul	RegD=RegA*RegB
bclr	clear bits in memory	neg	8-bit 2's complement negate memory
bcs	branch if carry set	nega	8-bit 2's complement negate RegA
beq	branch if result is zero (Z=1)	negb	8-bit 2's complement negate RegB
bge	branch if signed >	oraa	8-bit logical or to RegA
bgt	branch if signed >	orab	8-bit logical or to RegB
bhi	branch if unsigned >	psha	push 8-bit RegA onto stack
bhs	branch if unsigned >	pshb	push 8-bit RegB onto stack
bita	8-bit and with RegA, sets CCR	pshx	push 16-bit RegX onto stack
bitb	8-bit and with RegB, sets CCR	pshy	push 16-bit RegY onto stack
ble	branch if signed ≤	pula	pop 8 bits off stack into RegA
blo	branch if unsigned <	pulb	pop 8 bits off stack into RegB
bls	branch if unsigned ≤	pulx	pop 16 bits off stack into RegX
blt	branch if signed <	puly	pop 16 bits off stack into RegY
bmi	branch if result is negative (N=1)	rol	8-bit roll shift left Memory
bne	branch if result is nonzero (Z=0)	rola	8-bit roll shift left RegA
bpl	branch if result is positive (N=0)	rolb	8-bit roll shift left RegB
bra	branch always	ror	8-bit roll shift right Memory
brclr	branch if bits are clear,	rora	8-bit roll shift right RegA
brn	branch never	rorb	8-bit roll shift right RegB
brset	branch if bits are set	rti	return from interrupt
bset	set bits in memory	rts	return from subroutine
bsr	branch to subroutine	sba	8-bit subtract RegA-RegB
bvc	branch if overflow clear	sbca	8-bit sub with carry from RegA
bvs	branch if overflow set	sbcb	8-bit sub with carry from RegB
cba	8-bit compare RegA with RegB	sec	set carry bit, C=1
clc	clear carry bit, C=0	sei	set I=1, disable interrupts
cli	clear I=0, enable interrupts	sev	set overflow bit, V=1
clr	8-bit Memory clear	staa	8-bit store memory from RegA
clra	RegA clear	stab	8-bit store memory from RegB
clrb	RegB clear	std	16-bit store memory from RegD
clv	clear overflow bit, V=0	sts	16-bit store memory from SP
cmpa	8-bit compare RegA with memory	stx	16-bit store memory from RegX
cmpb	8-bit compare RegB with memory	sty	16-bit store memory from RegY
com	8-bit logical complement to Memory	suba	8-bit sub from RegA
coma	8-bit logical complement to RegA	subb	8-bit sub from RegB
comb	8-bit logical complement to RegB	subd	16-bit sub from RegD
cpd	16-bit compare RegD with memory	swi	software interrupt, trap
cpx	16-bit compare RegX with memory	tab	transfer A to B
cpy	16-bit compare RegY with memory	tap	transfer A to CC
daa	8-bit decimal adjust accumulator	tba	transfer B to A
dec	8-bit decrement memory	tpa	transfer CC to A
deca	8-bit decrement RegA	trap	illegal op code, or software trap
decb	8-bit decrement RegB	tst	8-bit compare memory with zero
des	16-bit decrement RegSP	tsta	8-bit compare RegA with zero
dex	16-bit decrement RegX	tstb	8-bit compare RegB with zero
dey	16-bit decrement RegY	tsx	transfer S+1 to X
eora	8-bit logical exclusive or to RegA	tsy	transfer S+1 to Y
eorb	8-bit logical exclusive or to RegB	txs	transfer X-1 to S
fdiv	16-bit unsigned fractional divide	tys	transfer Y-1 to S
idiv	16-bit unsigned divide	wai	wait for interrupt
inc	8-bit increment memory	xgdx	exchange RegD with RegX
inca	8-bit increment RegA	xgdy	exchange RegD with RegY

andcc	8-bit logical and to RegCC	lbne	long branch if result is nonzero
bgnd	enter background debug mode	lbpl	long branch if result is positive
call	subroutine in expanded memory	lbra	long branch always
dbeg	decrement and branch if result=0	lbrn	long branch never
dbne	decrement and branch if result≠0	lbvc	long branch if overflow clear
ediv	RegY=(Y:D)/RegX, unsigned divide	lbsv	long branch if overflow set
edivs	RegY=(Y:D)/RegX, signed divide	leas	16-bit load effective addr to SP
emacs	16 by 16 signed mult, 32-bit add	leax	16-bit load effective addr to X
emaxd	16-bit unsigned maximum in RegD	leay	16-bit load effective addr to Y
emaxm	16-bit unsigned maximum in memory	maxa	8-bit unsigned maximum in RegA
emind	16-bit unsigned minimum in RegD	maxm	8-bit unsigned maximum in memory
eminm	16-bit unsigned minimum in memory	mem	determine the membership grade
emul	RegY:D=RegY*RegD unsigned mult	mina	8-bit unsigned minimum in RegA
emuls	RegY:D=RegY*RegD signed mult	minm	8-bit unsigned minimum in memory
etbl	16-bit look up and interpolation	movb	8-bit move memory to memory
exg	exchange register contents	movw	16-bit move memory to memory
ibeg	increment and branch if result=0	orcc	8-bit logical or to RegCC
ibne	increment and branch if result≠0	pshc	push 8-bit RegCC onto stack
idivs	16-bit by 16-bit signed divide	pshd	push 16-bit RegD onto stack
lbcc	long branch if carry clear	pulc	pop 8 bits off stack into RegCC
lbcs	long branch if carry set	puld	pop 16 bits off stack into RegD
lbeq	long branch if result is zero	rev	Fuzzy logic rule evaluation
lbge	long branch if signed ≥	revw	weighted Fuzzy rule evaluation
lbgt	long branch if signed >	rtc	return sub in expanded memory
lbhi	long branch if unsigned >	sex	sign extend 8-bit to 16-bit reg
lbhs	long branch if unsigned ≥	tbeq	test and branch if result=0
lble	long branch if signed ≤	tbl	8-bit look up and interpolation
lblo	long branch if unsigned <	tbne	test and branch if result≠0
lbls	long branch if unsigned ≤	tfr	transfer register to register
lblt	long branch if signed <	trap	illegal instruction interrupt
lbmi	long branch if result is negative	wav	weighted Fuzzy logic average

Motorola 6812 assembly instructions (in addition to the 6811)

example	addressing mode	Effective Address
ldaa #u	immediate	EA is 8-bit address (0 to 255)
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	8-bit index	EA=r+m (0 to 255)

Motorola 6811 addressing modes

example	addressing mode	Effective Address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q,r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	EA={r+D}
ldaa [W,r]	indirect	EA={r+W} (-32768 to 65535)

Motorola 6812 addressing modes (in addition to the 6811)