<section-header><section-header><section-header><section-header>





assign s=A+B; always @(A or B) s=A+B;	Continuous assignment, for combinational circuits only, output can not be a reg
always @ (posedge clock) begin RA=RA+RB; RD=RA; end	Blocking procedural assignment, new value of RA is assigned to RD
always @ (negedge clock) begin RA<=RA+RB; RD<=RA;	Non-blocking procedura assignment, old value of RA is assigned to RD

HDL Operations

Arithmetic:	+ - * / %
Logic (bit wise):	~ & ^
Logical	! &&
Shift	>> << { , }
Relational	> < == != >= <=
In shifting, the va	cant bits are filled with
zeros	























Design Example

- Design a system with 2 flip-flops E and F, and one 4 bit binary counter (A₄, A₃, A₂, A₁).
- A start signal initiates the operation by clearing A and F.
- Then the counter is incremented by one starting from the next clock pulse and continues to increment until the operation stops. A₃ and A₄ determine the operations.
 - If $A_3 = 0$, E is cleared and continue
 - If A3=1, E is set; then if A4=0 continue, if A4=1 F is set to 1 on the next clock cycle and the system stops.



Counter	Flip-Flops			
$A_4 A_3 A_2 A_1$	EF	Condition	State	
0 0 0 0	10	A ₃ =0, A ₄ =0	T_1	
0 0 0 1	0 0			
0 0 1 0	0 0			
0 0 1 1	0 0			
	0.0			
0 1 0 0	0 0	A ₃ =1, A ₄ =0		
0 1 0 1	1 0			
0 1 1 0	1 0			
0 1 1 1	1 0			
1 0 0 0	1 0	$\Delta -0 \Delta -1$		
		/ 13-0,/ 14-1		
1 0 1 1				
	0 0			
1 1 0 0	0 0	A ₃ =1,A ₄ =1		
1 1 0 1	1 0		T ₂	
1 1 0 1	1 1		T _o	

<section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item>

Datapath Design

- The requirements for the design of the datapath are specified in the state and conditional boxes.
- The control logic is determined from the decision and the required state transition.
- A look at the datapath design of the previous example.







State Table

- The state diagram can be converted into a state table.
- Three states (T₀, T₁, and T₂), represents as the output of two registers (G₁ G₀) as 00, 01, and 11.
- The following table shows the state table for the previous example.

	Presei	nt State	inputs next State					Outputs		
Present (symbol)	G1	G0	S	A3	A4	G1	G0	Т0	T1	Т2
TO	0	0	0	Х	Х	0	0	1	0	0
ТО	0	0	1	Х	Х	0	1	1	0	0
T1	0	1	X	0	x	0	1	0	1	0
τ.	0	4		4	0				4	0
	0		<u>^</u>		0	0		U		0
T1	0	1	- X	1	1	1	1	0	1	0
T2	1	1	Х	Х	Х	0	0	0	0	1
T _o =G _o '						_ ^	•			
т - с 'с					D _G	$_{1} = I_{1}A_{3}$	$_{3}A_{4}$			
$1_{1} = 0_{1} 0_{0}$					D _{G2}	$_{2} = T_{0}S$	+T ₁			
$T_2 = G_1$										



<section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>





Testing

- //HDL Example 8-3
- **//-----**
- //Test bench for design example
- module test_design_example;
- reg S, CLK, Clr;
- wire [4:1] A;
- wire E, F;
- //Instantiate design example
- endmodule

- Example_RTL dsexp (S,CLK,Clr,E,F,A);
- initial

- begin
- CIr = 0;

- S = 0; CLK = 0; #5 Clr = 1; S = 1;
 - repeat (32)
- begin
 - #5 CLK = ~ CLK; end
- end
- initial
- \$monitor("A = %b E = %b F = %b time = %0d", A,E,F,\$time);



Structural Description

- //HDL Example 8-4
- //---//Structural description of design
- example
- //See block diagram Fig. 8-10
- module Example_Structure
 (S,CLK,Clr,E,F,A);
- input S,CLK,Clr;
- output E,F;
- output [4:1] A;
- //Instantiate control circuit
- control ctl (S,A[3],A[4],CLK,Clr,T2,T1,Clear);
- //Instantiate E and F flip-flips
- E_F EF (T1,T2,Clear,CLK,A[3],E,F);
- //Instantiate counter
- counter ctr (T1,Clear,CLK,A);
- endmodule

- //Control circuit (Fig. 8-12)
- module control (Start,A3,A4,CLK,Clr,T2,T1,Clear); input Start, A3, A4, CLK, Clr;
- output T2,T1,Clear;
- wire G1,G0,DG1,DG0;
- //Combinational circuit
- assign DG1 = A3 & A4 & T1,
- $DG0 = (Start \& \sim G0) | T1,$
 - T2 = G1,
- $T1 = G0 \& \sim G1$,
- Clear = Start & ~G0;
- //Instantiate D flip-flop
- DFF G1F (G1,DG1,CLK,Clr),
- G0F (G0,DG0,CLK,Clr);
- endmodule

Structural Description

- //D flip-flop
- module DFF (Q,D,CLK,Clr);
- input D,CLK,Clr;
- output Q;
- reg Q;
- always @ (posedge CLK or negedge Clr)
- if (~Clr) Q = 1'b0;
- else Q = D;
- endmodule

- //E and F flipf-lops
- module E F
- (T1,T2,Clear,CLK,A3,E,F);
- input T1,T2,Clear,CLK,A3; output E,F;
- wire E,F,JE,KE,JF,KF;
- //Combinational circuit
- assign JE = T1 & A3, KE = T1 & ~A3,
- JF = T2,
- KF = Clear;
- //Instantiate JK flipflop JKFF EF (E,JE,KE,CLK),
- FF (F,JF,KF,CLK);
- endmodule

Structural Description

- //JK flip-flop
- module JKFF (Q,J,K,CLK);
- input J,K,CLK;
- output Q;
- reg Q;
- always @ (posedge CLK)
- case ({J,K})
- 2'b00: Q = Q;
- 2'b01: Q = 1'b0;
- 2'b10: Q = 1'b1;
- 2'b11: Q = ~Q;
- endcase
- endmodule

- //counter with synchronous clear
- module counter (Count,Clear,CLK,A);
- input Count,Clear,CLK;
- output [4:1] A;
- reg [4:1] A;
- always @ (posedge CLK)
- if (Clear) A<= 4'b0000;
- else if (Count) A <= A + 1'b1;
- else A <= A;</p>
- endmodule

Binary Multiplier

We did this before using	23	10111
combinational circuit	19	10011
(adders, gates,).		10111
Use one adder and shift		10111
registers.		00000
Instead of shifting		00000
multiplicand to the left,		10111
shift the partial product	437	110110101
to the right.		



Binary Multiplier

- Assume that the multiplicand in B, and the multiplier in Q.
- P contains *n* the length of the multiplier





		St	ate	18	abl	e			
Prese	nt State	Inp	uts	next \$	State	Out	puts		
G1	G0	S	Z	G1	G0	то	T 1	T 2	Т3
0	0	0	Х	0	0		0	0	0
0	0	1	Х	0	1		0	0	0
0	1	Х	Х	1	0	0		0	0
1	0	Х	Х	1	1	0	0		0
1	1	Х	0	1	0	0	0		
1	1	Х	1	0	0	0	0	0	



Z is a status signal that checks P for 0.	
$S = 0$ T_0 $S = 1$ T_1 T_1	$Z = 1$ $Z = 0$ T_3
(a) State diagram	
T_0 : Initial state	
$T_1 : A \leftarrow 0, C \leftarrow 0, P \leftarrow n$	
$T_2: P \leftarrow P - 1$	
if $(Q_0) = 1$ then $(A \leftarrow A + B, C \leftarrow C_{out})$	
T_3 : shift right CAQ, $C \leftarrow 0$	
(b) Register transfer operation	s
Fig. 8-15 Control Specifications for Bina	ary Multiplier
	$\rightarrow T_0$
	$Z \longrightarrow Control$ $s \longrightarrow logic$ T_1
	T_2 T_3 $L = Q_0 T_2$
	Q ₀
	Fig. 8-16 Control Block Diagram



Sequence Register and Decoder

The circuit could be obtained directly from the table by inspection (keep in mind that the states are available as inputs).

Directly from the table, there are three 1's for G₁, which means





One Flip-Flop per State

- We need n flip-flops for every state
- In this case, we need 4 flip-flops.
- The circuits are very simple to implement and can be obtained directly from the state diagram.
- For example, we move from state 0 to 1 if S=1 which means D_{T1}=T₀S

One Flip-Flo	op per State
$S = 0$ $Z = 1$ T_{0} $S = 1$ (a) State diagram (b) State diagram (c) Initial state (c) C \leftarrow 0, P \leftarrow n $T_{2}: P \leftarrow P - 1$ if $(Q_{0}) = 1$ then $(A \leftarrow A + B, C \leftarrow C_{out})$ (b) Register transfer operations Fig. 8-15 Control Specifications for Binary Multiplier	$D_{T0} = T_0 \overline{S} + T_3 Z$ $D_{T1} = T_0 S$ $D_{T2} = T_1 + T_3 \overline{Z}$ $D_{T3} = T_2$



Design with multiplexers

- The previous design consists of flip-flops, decoder, and gates.
- Replacing gates with multiplexers results in a regular pattern of the design.
 - First level contains multiplexers (possibly added gates, but only one level.
 - The second level is the registers to hold the present state information
 - The last stage has a decoder that provides a separate output for every state



Multiplexer input condition

Prese	nt State	nex	t State	I/P	inputs	
G1	G0	G1	G0	cond.	MUX1	MUX2
0	0	0	0	W'		
0	0	0	1	W	0	w
0	1	1	0	X		
0	1	1	1	X'	1	x'
1	0	0	0	y'		
1	0	1	0	yz'	yz'+yz=y	yz
1	0	1	1	yz		
1	1	0	1	y'z		
1	1	1	0	У	y+y'z=y+z	y'z+y'z'=y'
1	1	1	1	y'z'		











Control	(counting	of 1's)
---------	-----------	---------

Preser	Present Next		Conditions	MUX in	puts	
State		State				
G1	G0	G1	G0		MUX1	MUX2
0	0	0	0	S'		
0	0	0	1	S	0	S
0	1	0	0	Z		
0	1	1	0	Z'	Z'	0
1	0	1	1		1	1
1	1	1	0	E'		
1	1	0	1	E	E'	E





