## Decoders

- A decoder is a combinational circuit that converts binary information from $n$ inputs to a maximum of $2^{n}$ outputs.
- A decoder is called $n$-to- $m$ decoder, where $m \leq 2^{n}$
- Consider 3-8 decoder, truth table with 3 inputs $x, y, z$ and 8 outputs $D_{7} . . D_{0}$ the circuit is shown in Figure 4-18

|  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{X}$ | $\mathbf{Y}$ | $\mathbf{F}_{\mathbf{0}}$ | $\mathbf{F}_{\mathbf{1}}$ | $\mathbf{F}_{\mathbf{2}}$ | $\mathbf{F}_{\mathbf{3}}$ |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |

- From truth table, circuit for 2 x 4 decoder is:
- Note: Each output is a 2-variable minterm ( $\mathbf{X}^{\prime} \mathbf{Y}^{\prime}, \mathbf{X} \mathbf{Y}, \mathbf{X Y '}$ or $\mathbf{X Y}$ )




## Decoders

- Some decoders are implemented using NAND gates, in this case it will be more economical to produce the output in their complemented form.
- 2-4 decoder
- Circuit 4-19
- When E is 1 , non

Of the outputs I 0

- Decoder may be

Activated With E=0 or 1

| E | A | B | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | X | X | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 |



Fig. 7-1 Conventional and Array Logic Diagrams for OR Gate
© 2002 Prentice Hall, Inc.
M. Morris Mano

DIGITAL DESIGN, 3e.


## //Read and write operation of memory

Module memory (Enable, ReadWrite, Address, DataIn, Dataout);
input Enable, ReadWrite;
input [3:0] DataIn;
input [5:0] Address;
Output [3:0] Dataout;
reg [3:0] Dataout;
reg [3:0] Mem[0:63];
always @(Enable or ReadWrite)
if(Enable)
if(ReadWrite)
Dataout=Mem[Address];
else
Mem[Address]=DataIn;
else
Dataout=4'bz;
endmodule
(c) 2002 Prentice Hall, Inc.
M. Morris Mano

DIGITAL DESIGN, 3 e .


# Types of Memory 

- ROM, PROM, EPROM, EEPROM
- RAM (SRAM, DRAM)
- SRAM store information in latches, while DRAM stores information as electric charges on capacitors (needs refreshing).

Figure 10-14 ROM Access

- $\mathrm{t}_{\mathrm{AA}}$ Access time from address: delay from stable address input to stable data output.
- $\mathrm{t}_{\mathrm{ACS}}$ Access time from chip select: delay from CS being asserted until data output are valid.
- $t_{\mathrm{OE}}$ Output enable time: propagation delay from OE and CS both asserted until the three state output drives have left the Hi-Z state.
- $\mathrm{t}_{\mathrm{OZ}}$ Output-hold time: propagation delay from the time OE and CS is negated until the three-state output drives have entered the $\mathrm{Hi}-\mathrm{Z}$ state
- $\mathrm{t}_{\mathrm{OH}}$ hold output time: The length of time that the outputs remain valid after a change in the address inputs (or after OE of CS are negated).



Fig. 7-9 ROM Block Diagram
© 2002 Prentice Hall, Inc.
M. Morris Mano

DIGITAL DESIGN, 3e.



Fig. 7-7 Two-Dimensional Decoding Structure for a 1K-Word Memory
© 2002 Prentice Hall, Inc.
M. Morris Mano

DIGITAL DESIGN, 3e.



Fig. 7-12 ROM Implementation of Example 7-1

## RAM (Write)

- $\mathrm{t}_{\mathrm{AS}}$ Address setup time before write: (address inputs must be stable before CS and WE are asserted)
- $\mathrm{t}_{\mathrm{AH}}$ Address hold time after write: Address hold time after write
- $\mathrm{t}_{\mathrm{CSW}} \mathrm{CS}$ setup before end of write: CS must be asserted that long.
- $\mathrm{t}_{\mathrm{wp}}$ Write cycle width: W-enable must be asserted that long
- $t_{\text {DS }}$ Data setup time before end of write: Data must be stable that long before end of write cycle
- $t_{\mathrm{DH}}$ Data hold time after end of write:



## Synchronous SRAM

- SSRAM
- An operation that is setup before the rising edge of the clock is performed internally during a subsequent clock period.
- INREG captures the input data for write operation.
- Depending on whether the device is pipelined or flowthrough OUTREG may or may not be present.
- Supports burst mode, in which data in a sequence of addresses are read, in this case AREG behaves like a counter.



## Dynamic RAM

- The basic cell in SRAM is the D latch, 4-6 transistor per bit.
- DRAM stores information in a 1 transistor per bit






## Error Detection and Correction

- Used to improve the reliability of the memory unit.
- Parity could be used for a single error detection, multiple parity bits could be used for error correction.
- Hamming Code: $k$ parity bits are added to $n$ data bits to form $n+k$ bit word.
- The bit positions are numbered from 1 to $n+k$. The positions numbered as power of 2 are reserved for the parity bits (remaining bits are data bits).


## Error Detection and Correction

- Example:



## Error Detection and Correction

- We read the word, and calculate
- $\mathrm{C}_{1}=$ XOR of bits ( $1,3,5,7,9,11$ )
- $\mathrm{C}_{2}=\mathrm{XOR}$ of bits $(2,3,6,7,10,11)$
- $\mathrm{C}_{4}=\mathrm{XOR}$ of bits $(4,5,6,7,12)$
- $\mathrm{C}_{8}=\mathrm{XOR}$ of bits $(8,9,10,11,12)$
- The number $\mathrm{C}=\mathrm{C}_{8} \mathrm{C}_{4} \mathrm{C}_{2} \mathrm{C}_{1}$ is the location of the error, if 0 no error


## Error Detection and Correction

|  | $\mathrm{C}_{8}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ |
| :--- | :--- | :--- | :--- | :--- |
| No error | 0 | 0 | 0 | 0 |
| Error in bit 1 | 0 | 0 | 0 | 1 |
| Error in bit 5 | 0 | 1 | 0 | 1 |

C is called the syndrome. It has values in the range of 0 to $2^{k}-1$. ) means no error, any other value indicates the error position. Which means that $2^{k-1} \geq n+k$

## Error Detection and Correction

- How to arrange the xored bits, for example bit three must be present in $\mathrm{P}_{1}$ and $\mathrm{P}_{2}$, bit 5 must be present in $\mathrm{P}_{4}$ and $\mathrm{P}_{1}$.
- Single-Error Correction, Double-Error Detection If we add $\mathrm{P}_{13}$ as an extra bit, to be the XOR of the 12 other bits, After reading the word from the memory, the parity bit over the 13 bits are calculated.


## Error Detection and Correction

- For even parity

| $C=0$ and $P=0$ | No error |
| :--- | :--- |
| $C \neq 0$ and $P=1$ | A single error can be corrected |
| $C \neq 0$ and $P=0$ | A double error can not be corrected |
| $C=0$ and $P=1$ | Error in the $P_{13}$ bit. |




Fig. 7-10 Internal Logic of a $32 \times 8$ ROM
© 2002 Prentice Hall, Inc.
M. Morris Mano

DIGITAL DESIGN, 3e.


Fig. 7-11 Programming the ROM According to Table 7-3
© 2002 Prentice Hall, Inc.
DIGITAL DESIGN, 3 e.

## Programmable Logic Arrays

- Similar to PROM except it does not have the full decoding capabilities and does not produce all the minterms.
- The decoder is replaced by an array of AND's that could be programmed to generate any product term of the input var.
- The product terms are connected to OR's to produce the SoP


Fig. 7-14 PLA with 3 Inputs, 4 Product Terms, and 2 Outputs

$F_{1}=A^{\prime} B^{\prime}+A^{\prime} C^{\prime}+B^{\prime} C^{\prime}$ $F_{1}=(A B+A C+B C)^{\prime}$

$\rightarrow F_{2}=A B+A C+A^{\prime} B^{\prime} C^{\prime}$ $F_{2}=\left(A^{\prime} C+A^{\prime} B+A B^{\prime} C^{\prime}\right)^{\prime}$

|  | PLA programming table |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Product term | Inputs |  |  | Outputs |  |
|  |  |  |  |  | (C) | (T) |
|  |  |  |  |  | $F_{1}$ | $F_{2}$ |
| $A B$ | 1 | 1 | 1 | - | 1 | 1 |
| $A C$ | 2 | 1 | - | 1 | 1 | 1 |
| $B C$ | 3 | - | 1 | 1 | 1 | - |
| $A^{\prime} B^{\prime} C^{\prime}$ | 4 | 0 | 0 | 0 | - | 1 |

Fig. 7-15 Solution to Example 7-2
(c) 2002 Prentice Hall, Inc. M. Morris Mano

DIGITAL DESIGN, 3e.


Fig. 7-14 PLA with 3 Inputs, 4 Product Terms, and 2 Outputs

## Programmable Array Logic

- Only the AND gates are programmable, easier to program but not as flexible.
- Figures shows 4 inputs (each input has a buffer inverter gate) and 4 outputs.
- Each output is generated by a fixed OR gate.


Fig. 7-16 PAL with Four Inputs, Four Outputs, and Three-Wide AND-OR Structure

## PAL Example

- After minimization

$$
\begin{aligned}
W & =A B C^{\prime}+A^{\prime} B^{\prime} C D^{\prime} \\
x & =A+B C D \\
Y & =A^{\prime} B+C D+B^{\prime} D^{\prime} \\
Z & =A B C^{\prime}+A^{\prime} B^{\prime} C D^{\prime}+A C^{\prime} D^{\prime}+A^{\prime} B^{\prime} C^{\prime} D \\
& =W+A C^{\prime} D^{\prime}+A^{\prime} B^{\prime} C^{\prime} D
\end{aligned}
$$

| Product Term | PAL Example |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | AND inputs |  |  | Output |
|  | A | B C | D W |  |
| 1 | 1 | 10 | - - | $\mathbf{w}=\mathbf{A B C}^{\prime}$ |
| 2 | 0 | 01 | 0 - | + $A^{\prime} \mathrm{B}^{\prime} \mathrm{CD}^{\prime}$ |
| 3 | - | - - | - - |  |
| 4 | 1 | - - | - - | $\mathbf{x}=\mathbf{A}$ |
| 5 | - | 11 | 1 | +BCD |
| 6 | - | - - | - - |  |
| 7 | 0 | 1 - | - - | $\mathrm{y}=\mathrm{A}^{\prime} \mathrm{B}$ |
| 8 | - | 1 | 1 - | +CD |
| 9 | - | 0 - | 0 - | + $\mathrm{B}^{\prime} \mathrm{D}^{\prime}$ |
| 10 | - | - - | - 1 | $\mathrm{z}=\mathrm{w}$ |
| 11 | 1 | - 0 | 0 - | + AC' ${ }^{\prime}$ |
| 12 | 0 | 00 | 1 - | + $A^{\prime} B^{\prime} C^{\prime} D$ |



Fig. 7-18 Sequential Programmable Logic Device

A flip-flop is added and the output is fed-back to the array.

Each section of the PAL is called a microcell.
May have other features, use or bypass F-F, selection of clock edge polarity, preset or clear for F-F, or tru/complement output


Fig. 7-19 Basic Macrocell Logic
(c) 2002 Prentice Hall, Inc.
M. Morris Mano

DIGITAL DESIGN, 3 e


Fig. 7-20 General CPLD Configuration
© 2002 Prentice Hall, Inc.


Fig. P7-17
(c) 2002 Prentice Hall, Inc. M. Morris Mano DIGITAL DESIGN, 3 e.

