

## CSE4201

- Office hours
- Grading Policy
- HW
- Quizzes
- Midterm
- Final
- Text: Computer Architecture: QA $4^{\text {th }}$ edition


## Syllabus

- Introduction and performance
- Review -MIPS and pipelines
- ILP (Instruction Level Parallelism) and limits of ILP
- Multiprocessors and thread level parallelism
- Memory
- Storage Systems
- Network processor or Multi-Core systems (depending on time)

Fall 08

## Outline

- Historical prospective and new technology trends.
- Performance: How to measure it? What does it mean?
- MIPS 5 stage pipelining and IS

Historical Prospective

- Decade of 70's (Microprocessors)

Programmable Controllers, Single Chip Microprocessors, Personal Computers

- Decade of 80's (RISC Architecture)

Instruction Pipelining, Fast Cache Memories, Compiler Optimizations

- Decade of 90's (Instruction Level Parallelism)

Superscalar Processors, Aggressive Code Scheduling, Low Cost Supercomputing, Out of Order Execution

- Decade of 00

Thread level parallelism, Data level parallelism, multicore, SoC

## Computer Architecture

"We are dedicating all of our future product development to multicore designs. ... This is a sea change in computing"

Paul Otellini, President, Intel (2004)
1000+ Level Parallelism, cannot be solved by just by computer architects and compiler writers alone, but also cannot be solved without participation of computer architects

David Patterson
Fall 08
CSE4201

## Technology trends

- Used to be transistors are important, power is not a problem.
- Now, Power is the problem Transistors are almost free ?
- New challenges: Power and ILP (adding hardware helps, but finally the law of diminishing return kicks in).


|  | CPUs: |
| :---: | :---: |
| - 1982 Intel 80286 | - 2001 Intel Pentium 4 |
| - 12.5 MHz | - 1500 MHz (120X) |
| - 2 MIPS (peak) | - 4500 MIPS (peak) (2250X) |
| - Latency 320 ns | - Latency 15 ns (20X) |
| - 134,000 xtors, 47 mm² | - 42,000,000 xtors, 217 mm² |
| - 16-bit data bus, 68 pins | - 64-bit data bus, 423 pins |
| - Microcode interpreter, separate FPU chip (no caches) | - 3-way superscalar, Dynamic translate to RISC, Superpipelined (22 stage), Out-of-Order execution |
|  | - On-chip 8KB Data caches, 96KB Instr. Trace cache, 256KB L2 cache |
| Fall 08 | CSE4201 |

## Disks:

- CDC Wren I, 1983 • Seagate 373453, 2003
- 3600 RPM
- 15000 RPM
- 0.03 GBytes capacity
- 73.4 GBytes (2500X)
- Tracks/Inch: 800
- Tracks/Inch: 64000 (80X)
- Bits/Inch: 9550
- Bits/Inch: 533,000 (60X)
- Three 5.25 " platters
- Four 2.5" platters (in 3.5" form factor)
- Bandwidth: 86 MBytes/sec (140X)
- Bandwidth: - Latency: 5.7 ms (8X) 0.6 MBytes/sec
- Cache: 8 MBytes
- Latency: 48.3 ms
- Cache: none


## Memory:

- $19 \overline{\overline{980} \text { DRAM } 2000 \text { Double Data Rate }}$ Synchr. (clocked) DRAM
- 256.00 Mbits/chip (4000X)
- 256,000,000 xtors, $204 \mathrm{~mm}^{2}$
- 64-bit data bus per DIMM, 66 pins/chip
- $1600 \mathrm{Mbytes} / \mathrm{sec}$ (120X)
- Latency: 52 ns
- Block transfers (page mode)

Fall 08
CSE4201

|  | Memory: |
| :---: | :---: |
| - 1980 DRAM (asynchronous) | - 2000 Double Data Rate Synchr. (clocked) DRAM |
| - 0.06 Mbits/chip | - 256.00 Mbits/chip (4000X) |
| - 64,000 xtors, $35 \mathrm{~mm}^{2}$ | - 256,000,000 xtors, 204 mm² |
| - 16-bit data bus per module, 16 pins/chip | - 64-bit data bus per <br> DIMM, 66 pins/chip $(4 X)$ |
| - 13 Mbytes/sec | - $1600 \mathrm{Mbytes} / \mathrm{sec}$ (120X) |
| - Latency: 225 ns | - Latency: 52 ns (4X) |
| - (no block transfer) | - Block transfers (page mode) |
| Fall 08 | CSE4201 |



## Response Time v. Throughput

- Time of Concorde vs. Boeing 747?
- Concord is 6.5 hours $/ 3$ hours $=\underline{2.2}$
- Throughput of Boeing vs. Concorde?
- Boeing 747: 286,700 p-mph / 178,200 p-mph $=1.6$ times as fast
- Boeing is 1.6 times ( $160 \%$ ) as fast in terms of throughput
- Concord is 2.2 times (220\%) as fast in terms of flying time (response time)
Fall 08
CSE4201

Two notions of "performance"

| Plane | DC to <br> Paris | Top <br> Speed | Passen- <br> gers | Throughput <br> $(p-m p h)$ |
| :---: | :---: | :---: | :---: | :---: |
| Boeing <br> 747 | 6.5 <br> hours | 610 <br> mph | 470 | 286,700 |
| BAC/Sud <br> Concorde | 3 <br> hours | 1350 <br> mph | 132 | 178,200 |

-Which has higher performance?
-Time to deliver 1 passenger?
-Time to deliver 400 passengers?

Fall 08
CSE4201

## Computer Performance

- Response Time = Execution Time = Latency Time in a computer:
- Time for 1 job (Interest to the user)
- Throughput = Bandwidth in a computer :
- Jobs per unit time (interest to the system administrator)

Fall 08
CSE4201

## Performance

- "X is n times as fast as $\mathrm{Y} "$ means
- Performance $_{\mathrm{x}}=\mathrm{n} \times$ Performance $_{\mathrm{y}}$ $\frac{T_{y}}{T_{x}}=1+\frac{n}{100}$
- Example, A completes job in 10 sec, B in 15, A is $50 \%$ faster than B


## Making the Common Case Faster

- Usually, we have a limited amount of resources, how to allocate them?
- Investing a lot of resources in improving a rare situation is not likely to improve the performance
- EX: Make division faster on the expense of overflow or divide by zero which is not likely to happen frequently anyway

Fall 08
CSE4201

## Amdahl's Law

- Consider a computer system that uses the CPU $50 \%$ of the time, and the I/O $50 \%$ of the time, consider two cases CPU costs $1 / 3$ of system
- Improve the CPU by a factor of 5

$$
\text { speedup }=\frac{1}{0.5+\frac{0.5}{5}}=1.667
$$

- The cost is $2 / 3+1 / 3 * 5=2.33$
- Improve CPU by a factor of $2 \quad$ Speedup $=\frac{1}{0.5+\frac{0.5}{2}}=1.33$
- Cost $=2 / 3+1 / 3$ * $2=1.33$ (better investment)

Fall 08
CSE4201

## Locality of Reference

- For programs, the rule of thumb is any program spends $90 \%$ of the time in $10 \%$ of the code
- Temporal Locality: Recently accessed items are likely to be accessed again in the near future
- Spatial Locality: Items whose addresses are near one another tends to be referenced close together in time

Fall 08
CSE4201

## Locality of reference

- Calculate the speedup if we put a cache of 500 KB in a system that runs a 5 MB (10MB) program, assume $90 \%, 10 \%$ rule of thumb and assume that cache is 5 times faster than RAM
- Case 1 speedup $=\frac{1}{0.1+\frac{0.9}{5}}=3.57$
- Case 2

$$
\text { speedup }=\frac{1}{0.55+\frac{0.45}{5}}=1.5625
$$

Fall 08
CSE4201

## Example

Question:
A program runs on a 400 MHz computer in 10 secs. We like the program to run in 6 secs by designing a faster CPU. Assume that increasing clock rate would mean the program needs 20\% more clock cycles. What clock rate should the designer target?

## Answer:

The number of clock cycles for the program on the present computer $=10$ $\times 400 \times 10^{6}=4000 \times 10^{6}$
With $20 \%$ increase, the new computer should take $1.2 \times 4000 \times 10^{6}=$ $4800 \times 10^{6}$ cycles
Required execution time $=6$ seconds
Then the required clock rate $=4800 / 6 \times 10^{6}$ cycles $/ \mathrm{sec}=800 \mathrm{MHz}$

## Example

- | OP | Frequency | Cycles |
| :--- | :--- | :--- |
| ALU | $43 \%$ | 1 |
| Load | $21 \%$ | 2 |
| Store | $12 \%$ | 2 |
| Branch | $24 \%$ | 2 |
- Increasing cycle by $15 \%$ load $=1$ cycle
- Old CPI $=0.43+2^{*} 0.21+2^{*} 0.12+2^{*} 0.24=1.57$
- New CPI= $0.43+0.21+2 * 0.12+2 * 0.24=1.36$
- Speedup=IC*1.57*TC/IC*1.36*1.15TC=1.003
- Barely, if more than $15 \%$, NO WAY

[^0]
## Example

- Consider the previous example. If 25\% ALU operations use a loaded operand that is not used again
- $\mathrm{CPI}=0.43+2 * 0.21+2 * 0.12+2 * 0.43=1.57$
- Time = IC * 1.57 * $\mathrm{T}_{\mathrm{c}}=1.57 \mathrm{IC} * \mathrm{~T}_{\mathrm{c}}$
- If we use another design that supports reg/mem instructions in 2 cycles and increases branching by 1 cycle.
- In this case, the $25 \%$ of loads are replaced by reg/mem instructions
Fall 08
CSE4201


## Example 'cont.

| ALU (LS) | $43 \%$ | 1 |
| :--- | :--- | :--- |
| ALU reg/m | $10.75 \%$ | 2 |
| Loads | $10.25 \%$ | 2 |
| Store | $12 \%$ | 2 |
| branches | $24 \%$ | 3 |

$C P I=\frac{0.3225+2 *(0.1075+0.1025+0.12+0.43}{1-0.25 * 0.43}=1.908$

$$
C P U_{\text {time }}=1.908 *(1-0.25 * 0.43) I C * T_{c}=1.703 I C * T_{c}
$$

Bad Idea

Fall 08
CSE4201

## Example

- Consider 2 CPU's
- The first, sets a condition code by a compare followed by a branch, 20\% are branches (another 20\% are compare)
- The seconds, compares in the branch instruction and 25\% slower
- For A, CPI $=0.2 * 2+0.8=1.2$
- Time $=I C * 1.2 * T_{c}$
- For B CPI $=0.25 * 2+0.75=1.25$ (now branches are 20 out of 80)
- Time $=0.8 \mathrm{IC} * 1.25 * 1.25 \mathrm{~T}_{\mathrm{c}}=1.25 \mathrm{IC} * \mathrm{~T}_{\mathrm{c}}$ slower

Fall 08
CSE4201

## EXAMPLE

A program executed in machine A with a 1 ns clock gives a CPI of 2.0. The same program with machine $B$ having same ISA and a 2 ns clock gives a CPI of 1.2. Which machine is faster and by how much?
Answer: Let I be the instruction count.
CPU clock cycles for $A=I \times 2.0$
Execution time on $A=2 \times I n s$
CPU clock cycles for $B=I \times 1.2$
Execution time on $B=I \times 1.2 \times 2$ ns $=2.4 \mathrm{I} \mathrm{ns}$ => CPU A is faster by 1.2 times.

```
Fall 08
CSE4201
```


## Example (RISC processor)

| Base Machine (Reg / Reg) |  |  |  |  |
| :--- | :---: | :--- | :---: | :--- |
| Op | Freq | Cycles | CPI(i) | \% Time |
| OLU | $50 \%$ | 1 | .5 | $23 \%$ |
| Load | $20 \%$ | 5 | 1.0 | $45 \%$ |
| Store | $10 \%$ | 3 | .3 | $14 \%$ |
| Branch | $20 \%$ | 2 | .4 | $18 \%$ |
|  |  |  |  |  |
|  | Typical Mix |  | 2.2 |  |
|  |  |  |  |  |

How much faster would the machine be if a better data cache reduced the average load time to 2 cycles? (1.6)

How does this compare with using branch prediction to shave a cycle off the branch time? (2.0)

What if two ALU instructions could be executed at once? Fall 08

CSE4201

## Example

Add register / memory operations

- One source operand in memory
- One source operand in register
- Cycle count of 2

Branch cycle count increased to 3
What fraction of the loads must be eliminated for this to pay off?
Base Machine (Reg / Reg)

| Op | $\mathrm{F}_{\mathrm{i}}$ | $\mathrm{CPI}_{\mathrm{i}}$ |
| :--- | :--- | :--- |
| ALU | $50 \%$ | 1 |
| Load | $20 \%$ | 2 |
| Store | $10 \%$ | 2 |
| Branch | $20 \%$ | 2 |

## Example

| Exec Time $=$ Instr Cnt $\times$ CPI $\times$ Clock |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Op | $\mathrm{F}_{\mathrm{i}}$ | CPI ${ }_{\text {i }}$ |  |  | 1 | CPI |  |
| ALU | . 50 | 1 | . 5 |  | . $5-\mathrm{x}$ | 1 | . $5-\mathrm{x}$ |
| Load | . 20 | 2 | . 4 |  | . 2 -X | 2 | . $4-2 \mathrm{X}$ |
| Store | . 10 | 2 | . 2 |  | . 1 | 2 | . 2 |
| Branch | . 20 | 2 | . 4 |  | . 2 | 3 | . 6 |
| Reg/Mem |  |  |  |  | x | 2 | 2x |
| Instr $\mathrm{Cnt}_{\text {Oid }} \times \mathrm{CPI}_{\text {Old }} \times$ Clock $_{\text {Old }}=$ Instr $^{\text {Cnt }}$ ( ${ }_{\text {New }} \times \mathrm{CPI}_{\text {New }} \times$ Clock $_{\text {New }}$ |  |  |  |  |  |  |  |
| 1.00 | $\times 1.5$ |  | ( $1-\mathrm{X}$ ) | $\times$ (1.7 | (1-x) |  |  |
|  | 1.00 |  | 1.5 |  | $1-\mathrm{x}$ |  | $(1.7-X) /(1-X)$ |
|  | 1. |  | = | 1.7 -x |  |  |  |
|  | 0. |  |  | x |  |  |  |

ALL loads must be eliminated for this to be a win!

Fall 08
CSE4201

## Power

- For CMOS chips, traditional dominant energy consumption has been in switching transistors, called dynamic power
$P_{\text {dynamic }}=0.5 * C_{L} * V^{2} * f$
- For mobile devices, energy better metric
$P_{\text {dynamic }}=C_{L} * V^{2}$
- For a fixed task, slowing clock rate (frequency switched) reduces power, but not energy
- Capacitive load a function of number of transistors connected to output and technology, which determines capacitance of wires and transistors
- Dropping voltage helps both
- To save energy \& dynamic power, most CPUs now turn off clock of inactive modules (e.g. FI. Pt. Unit)


## Fall 08

CSE4201

## Power

- Because leakage current flows even when a transistor is off. Now static power is important too

Power $_{\text {static }}=$ Currentstatic $\times$ Voltage

- Leakage current increases in processors with smaller transistor sizes
- Increasing the number of transistors increases power even if they are turned off
- In 2006, goal for leakage is 25\% of total power consumption; high performance designs at 40\%
- Very low power systems even gate voltage to inactive modules to control loss due to leakage
Fall 08 CSE4201


## Dependability

- How decide when a system is operating properly?
- Infrastructure providers now offer Service Level Agreements (SLA) to guarantee that their networking or power service would be dependable
- Systems alternate between 2 states of service with respect to an SLA:

1. Service accomplishment, where the service is delivered as specified in SLA
2. Service interruption, where the delivered service is different from the SLA

- Failure $=$ transition from state 1 to state 2
- Restoration $=$ transition from state 2 to state 1

Fall 08
CSE4201

## Dependability

- Module reliability = measure of continuous service accomplishment (or time to failure). 2 metrics

1. Mean Time To Failure (MTTF) measures Reliability
2. Failures In Time (FIT) = 1/MTTF, the rate of failures

- Traditionally reported as failures per billion hours of operation
- Mean Time To Repair (MTTR) measures Service Interruption
- Mean Time Between Failures (MTBF) = MTTF+MTTR
- Module availability measures service as alternate between the 2 states of accomplishment and interruption (number between 0 and 1, e.g. 0.9)
- Module availability = MTTF / ( MTTF + MTTR)


## Fall 08

CSE4201

## Dependability

- If modules have exponentially distributed lifetimes (age of module does not affect probability of failure), overall failure rate is the sum of failure rates of the modules
- Calculate FIT and MTTF for 10 disks (1M hour MTTF per disk), 1 disk controller ( 0.5 M hour MTTF), and 1 power supply ( 0.2 M hour MTTF):

FailureRate $=10 \times(1 / 1,000,000)+1 / 500,000+1 / 200,000$
$=10+2+5 / 1,000,000$
$=17 / 1,000,000$
$=17,000$ FIT
$M T T F=1,000,000,000 / 17,000$
$\approx 59,000$ hours
Fall 08
CSE4201

## MIPS

- One way to overcome this difficulty is to use the relative MIPS
- Relative MIPS $=\mathrm{T}_{\mathrm{r}} / \mathrm{T} *$ MIPS $_{\mathrm{r}}$
- Where
$-T_{r}$ is the execution time on a standard machine
$-T$ is the execution time of the machine to be rated
- MIPS $_{i}$ is the MIPS rating of the standard machine
- The main problem is, what exactly is the reference machine resulting in saving execution time reduces the MIPS rating of the machine.


## MFLOPS

- MFLOPS=Million Floating Point Operation per Second
- Still, what is a FP instruction
- Programs like compilers, almost has no FP operations at all
- Normalized MFLOPS gives weight to different FP operations (1 for add, 2 for multiply, 4 for divide, 8 for sqrt, ...)

Fall 08
CSE4201

## What Programs Measure for Comparison?

- User reality: CPI varies with program, workload mix, OS, compiler, etc.
- Ideally would run typical programs with typical input before purchase
- Called a "workload"; For example:
-Engineer uses compiler, spreadsheet
-Author uses word processor, drawing program, compression software
- In some situations its hard to do
-Don't have access to machine to "benchmark" before purchase
Fallos ${ }^{-2}$ 't know workload in future ${ }_{\text {CSE4201 }}$


## Measuring Performance

- Real Programs: we run the actual program and measure the time, the difficulty is which program?
- Kernels: Extract small pieces of real programs and use tem to evaluate performance (livermoore loops and linpack)
- Toy Benchmarks: small programs that produces results already known (quicksort, puzzle, ...)
- Synthetic Benchmarks: Similar to kernels, specifically created to match the average frequency of different operations (whettstone and Dhrystone)



## Examples

- Workstations: Standard Performance Evaluation Corporation (SPEC)
- SPEC95: 8 integer (gcc, compress, li, ijpeg, perl, ...) \& 10 floating-point programs (hydro2d, mgrid, applu, turbo3d, ...)
- http://www.spec.org
- Separate average for integer (CINT95) and FP (CFP95) relative to base machine
- Benchmarks distributed in source code
- Company representatives select workload
- Compiler, machine designers target benchmarks so try to change every 3 years

Fall 08
CSE4201

## SPEC95 Benchmarks

- Integer
- go a game of go
- m88ksim simulates Motorola 88000

CPU

- gcc
- compress
- Li Lisp interpreter
- jpeg
- perl perl script interpreter
- vortex

OO database system
cSE4201

## SPEC95 Benchmarks

- Floating Point
- tomcatvVectorized mesh generator
- swim shallow water model (finite difference)
- su2cor
- hydro2d
quantum physics galactic jets
- mgrid multigrid solver for 3-d field
- applu PDF
- apsi temp. and wind velocity
- fpppp quantum chemsitry
- wave5 -n-body maxwell's

Fall 08
CSE4201

## Kernel Example

1. $X=1.0$
2. $Y=1.0$
3. $Z=1.0$
4. Do I=1,N8
5. CALL P3(X,Y,Z)

SUBROUTINE P3(X,Y,Z)
X1=1
$\mathrm{Y} 1=1$
Z1=1
$\mathrm{X} 1=\mathrm{T}^{*}(\mathrm{X} 1-\mathrm{Y} 1)$
$\mathrm{Y} 1=(\mathrm{T} *(\mathrm{X} 1+\mathrm{Y} 1)$
$Z=(X 1+Y 1) / T$

## Reporting Performance

## Example

- If $T_{i}$ is the time to run program I
- Arithmetic mean $\frac{1}{n_{i}} \sum_{i=1}^{n} T_{i}$
- Weighted arithmetic $\sum_{i=1}^{n} w_{i} T_{i}$
- Harmonic mean $\frac{n}{\sum \frac{1}{\sum}, \text { Rare }=f(1 / T)}$
- Weighted harmonic mean
- Geometric mean $\prod_{i=1}^{n} T R_{i} \quad \frac{n}{\sum_{m=1}^{n} \frac{n}{\text { Rale }_{e}}}$, Rate $=f(1 / T)_{i}$

Where $T r_{i}$ is the execution time of program I normalized to a ref. machine


## Example (cont)

- Notice that the geometric mean does not represent the relative execution times, for example in the first case, it said that $A$ and $B$ are equal
- The geometric mean is consistent independent of the normalization, $A$ and $B$ are the same and independent of $C$


[^0]:    Fall 08
    CSE4201

