



# Historical Prospective

- Decade of 70's (Microprocessors)
   Programmable Controllers, Single Chip Microprocessors,
   Personal Computers
- Decade of 80's (RISC Architecture)
   Instruction Pipelining, Fast Cache Memories, Compiler
   Optimizations
- Decade of 90's (Instruction Level Parallelism) Superscalar Processors, Aggressive Code Scheduling, Low Cost Supercomputing, Out of Order Execution

CSE4201

Decade of 00

Thread level parallelism, Data level parallelism, multicore, SoC

Fall 08

# Computer Architecture

- Computer architecture now is >> ISA
- What matters is how the complete system performs
- Time spent on IS this year is les than previous offering of the course More on
  - ILP, TLP, multiprocessing, and **if** time permit non conventional computing.

Fall 08

CSE4201

# Computer Architecture "We are dedicating all of our future product development to multicore designs.... This is a sea change in computing". Drau Otellini, President, Intel (2004) 1000+ Level Parallelism, cannot be solved by just by computer architects and compiler writers alone, but also cannot be solved *without* participation of computer architects Drau Patterson

# **Technology trends**

- Used to be transistors are important, power is not a problem.
- Now, **Power is the problem** Transistors are almost free ?
- New challenges: Power and ILP (adding hardware helps, but finally the law of diminishing return kicks in).

Fall 08





000 14/100 1 4000	0	
• CDC Wren I, 1983	• Seagate 373453, 20	03
<ul> <li>3600 RPM</li> </ul>	<ul> <li>15000 RPM</li> </ul>	(4X)
0.03 GBytes capacity	<ul> <li>73.4 GBytes</li> </ul>	(2500X)
<ul> <li>Tracks/Inch: 800</li> </ul>	<ul> <li>Tracks/Inch: 64000</li> </ul>	(80X)
Bits/Inch: 9550	• Bits/Inch: 533,000	(60X)
• Three 5.25" platters	<ul> <li>Four 2.5" platters (in 3.5" form factor)</li> </ul>	
	Bandwidth:	
Bandwidth:	86 MBytes/sec	(140X)
0.6 MBytes/sec	<ul> <li>Latency: 5.7 ms</li> </ul>	(8X)
<ul> <li>Latency: 48.3 ms</li> </ul>	<ul> <li>Cache: 8 MBytes</li> </ul>	
Cache: none		

	Memory:
<ul> <li>1980 DRAM (asynchronous)</li> </ul>	<ul> <li>2000 Double Data Rate Synchr. (clocked) DRAM</li> </ul>
<ul> <li>0.06 Mbits/chip</li> </ul>	<ul> <li>256.00 Mbits/chip (4000X</li> </ul>
• 64,000 xtors, 35 mm	<ul> <li>256,000,000 xtors, 204 mm<sup>2</sup></li> </ul>
<ul> <li>16-bit data bus per module, 16 pins/chip</li> <li>13 Mbytes/sec</li> <li>Latency: 225 ns</li> <li>(no block transfer)</li> </ul>	<ul> <li>64-bit data bus per DIMM, 66 pins/chip (4X)</li> <li>1600 Mbytes/sec (120X)</li> <li>Latency: 52 ns (4X)</li> <li>Block transfers (page mode)</li> </ul>



# Two notions of "performance"

Plane	DC to Paris	Top Speed	Passen- gers	Throughput (p-mph)
Boeing 747	6.5 hours	610 mph	470	286,700
BAC/Sud Concorde	3 hours	1350 mph	132	178,200
•Which has •Time to de •Time to de	higher pe liver 1 pa liver 400 j	erformand ssenger? passenge	ce? rs?	
Fall 08		CSE4201		

# **Response Time v. Throughput**

- Time of Concorde vs. Boeing 747? Concord is 6.5 hours / 3 hours = <u>2.2</u> times as fast
- Throughput of Boeing vs. Concorde? • Boeing 747: 286,700 p-mph / 178,200 p-mph = 1.6 times as fast
- Boeing is 1.6 times (160%) as fast in terms of throughput
- Concord is 2.2 times (220%) as fast in terms of flying time (response time) CSE4201

Fall 08

# **Computer Performance**

- Response Time = Execution Time = Latency Time in a computer:
  - Time for 1 job (Interest to the user)
- Throughput = Bandwidth in a computer : – Jobs per unit time (interest to the system
  - administrator)

Fall 08

# Performance

- "X is n times as fast as Y" means
- Performance<sub>x</sub> = n X Performance<sub>y</sub>

$$\frac{T_y}{T_x} = 1 + \frac{n}{100}$$

• Example, A completes job in 10 sec, B in 15, A is 50% faster than B

CSE4201

Fall 08

# Making the Common Case Faster

- Usually, we have a limited amount of resources, how to allocate them?
- Investing a lot of resources in improving a rare situation is not likely to improve the performance
- EX: Make division faster on the expense of overflow or divide by zero which is not likely to happen frequently anyway

CSE4201

Fall 08

Amdahl's law • If  $\alpha$  is the fraction of the computations that could be enhanced by a factor of S. then Input 30% execute 40% Output 30%  $T_{new} = T_{old} \left( (1 - \alpha) + \frac{\alpha}{S} \right)$ 10 times faster 1000%  $Speedup = \frac{1}{(1-\alpha) + \frac{\alpha}{\alpha}}$ improvement 0.3 0.04 0.3 =0.64; S=1.56 Fall 08 CSE4201



# **Locality of Reference**

- For programs, the rule of thumb is any program spends 90% of the time in 10% of the code
- Temporal Locality: Recently accessed items are likely to be accessed again in the near future
- Spatial Locality: Items whose addresses are near one another tends to be referenced close together in time

Fall 08

CSE4201

## Locality of reference

 Calculate the speedup if we put a cache of 500KB in a system that runs a 5MB (10MB) program, assume 90%,10% rule of thumb and assume that cache is 5 times faster than RAM

CSE4201

- times faster than RAM • Case 1  $speedup = \frac{1}{0.1 + \frac{0.9}{5}} = 3.57$
- Case 2  $speedup = \frac{1}{0.55 + \frac{0.45}{5}} = 1.5625$

Fall 08



Ex	ample		
•	OP	Frequency	Cycles
•	ALU	43%	1
	Load	21%	2
	Store	12%	2
	Branch	24%	2
• In	creasing cycle	by 15% load = 1	cycle
• 0	ld CPI = 0.43+	2*0.21+2*0.12+2	2*0.24=1.57
• Ne	ew CPI= 0.43+	0.21+2*0.12+2*0	0.24=1.36
• Sp	peedup=IC*1.5	7*TC/IC*1.36*1.	15TC=1.003
• Ba	arely, if more th	nan 15%, NO W/	ΑY

CSE4201

Fall 08

# Example

- Consider the previous example. If 25% ALU operations use a loaded operand that is not used again
- CPI=0.43+2\*0.21+2\*0.12+2\*0.43=1.57
- Time = IC \* 1.57 \* T<sub>c</sub>=1.57IC\*T<sub>c</sub>
- If we use another design that supports reg/mem instructions in 2 cycles and increases branching by 1 cycle.
- In this case, the 25% of loads are replaced by reg/mem instructions

CSE4201

Fall 08

ALU (LS)	43%	1	
ALU reg/m	10.75%	2	
Loads	10.25%	2	
Store	12%	2	
branches	24%	3	
1-0	25*0.43		

Consider 2 (	CPU's
<ul> <li>The first, set by a branch, compare)</li> </ul>	s a condition code by a compare followed 20% are branches (another 20% are
The seconds 25% slower	s, compares in the branch instruction and
• For A, CPI =	0.2*2 + 0.8 = 1.2
• Time = IC*1.	2*T_
• For B CPI = out of 80)	0.25 <sup>*</sup> 2 + 0.75=1.25 (now branches are 20
• Time = 0.810	C*1.25*1.25T_=1.25 IC*T_ slower

# **EXAMPLE**

A program executed in machine A with a 1ns clock gives a CPI of 2.0. The same program with machine B having same ISA and a 2ns clock gives a CPI of 1.2. Which machine is faster and by how much?

Answer: Let I be the instruction count.

CPU clock cycles for  $A = I \times 2.0$ 

Execution time on A = 2 x I ns

CPU clock cycles for B = I x 1.2 Execution time on B = I x 1.2 x 2 ns = 2.4 I ns

=> CPU A is faster by 1.2 times.

Fall 08

CSE4201

# Example (RISC processor)

Base Machin	e (Reg /	Reg)		
Ор	Freq	Cycles	CPI(i)	% Time
ALU	50%	1	.5	23%
Load	20%	5	1.0	45%
Store	10%	3	.3	14%
Branch	20%	2	.4	18%
Туріс	al Mix		2.2	
How much faster reduced the aver	would the age load t	machine t ime to 2 cy	oe if a bet cles? (1	ter data cache .6)
How does this co cycle off the bran	mpare wit ch time?	h using bra (2.0)	anch pred	iction to shave a
What if two ALU	instruction	s could be	executed	at once?
E-11.00		00540	01	

0	ne sour	ce operand in memory	
- C	ycle co	unt of 2	
Branch cy	ycle cou	unt increased to 3	
What frac	tion of	the loads must be eliminated for this to pay off?	
Base Mad	chine (F	Reg / Reg)	
Op l	Fi	CPI	
ALU :	50%	1	
Load 2	20%	2	
Store	10%	2	
Branch 2	20%	2	

Op	F,	CPI			l,	CPI,	
ALU	.50	1	.5		.5 – X	1	.5 – X
Load	.20	2	.4		.2 – X	2	.4 – 2X
Store	.10	2	.2		.1	2	.2
Branch	.20	2	.4		.2	3	.6
Reg/Men	n				х	2	2X
Instr Cnt <sub>o</sub> 1.00	x CPI <sub>old</sub> x CPI <sub>old</sub> x 1.5	x Clock <sub>Old</sub>	= Instr Cnt <sub>Ner</sub> = $(1 - X)$	<sub>w</sub> x CPI <sub>New</sub> x ( ) x (1.7 –	Clock <sub>New</sub> X)/(1 – X)		7 10//4 10
Instr Cnt <sub>o</sub> 1.00	Did x CPI <sub>Old</sub> x 1.5 1.00 1.5 0.2	x Clock <sub>old</sub>	= Instr Cnt <sub>Ner</sub> = (1 - X) 1.5 = =	x CPI <sub>New</sub> x (1.7 – 1.7 – X X	Clock <sub>New</sub> X)/(1 – X) 1 – X	(1.	7 – X)/(1 – X)
Instr Cnt <sub>c</sub> 1.00 ALL load	x CPI <sub>old</sub> x 1.5 1.00 1.5 0.2 s must be	x Clock <sub>old</sub>	= Instr Cnt <sub>Net</sub> = $(1 - X)$ 1.5 = = for this to be	w x CPI <sub>New</sub> x ( ) x (1.7 – 1.7 – X X a win!	Clock <sub>New</sub> X)/(1 – X) 1 – X	(1.	7 – X)/(1 – X)









# **Dependability**

- If modules have *exponentially distributed lifetimes* (age of module does not affect probability of failure), overall failure rate is the sum of failure rates of the modules
- Calculate FIT and MTTF for 10 disks (1M hour MTTF per disk), 1 disk controller (0.5M hour MTTF), and 1 power supply (0.2M hour MTTF):

$$\begin{split} FailureRate = 10 \times (1/1,000,000) + 1/500,000 + 1/200,000 \\ = 10 + 2 + 5/1,000,000 \\ = 17/1,000,000 \\ = 17,000 FIT \\ MTTF = 1,000,000,000 / 17,000 \\ \approx 59,000 hours \end{split}$$

CSE4201

## **MIPS**

- MIPS: Million Instructions Per Second
- MIPS=IC/(T\*10<sup>6</sup>)=#of cycles/(CPI\*T\*10<sup>6</sup>)
- MIPS= (Clock rate)/(CPI\*10<sup>6</sup>)
- The difficulty of choosing such a measure is it doesn't define what is an instruction (xor or div)
- Any optimizing compiler that tends to reduce the number of instructions resulting in saving execution time reduces the MIPS rating of the machine.

CSE4201

Fall 08

**MIPS** 

- One way to overcome this difficulty is to use the *relative MIPS*
- Relative MIPS = T<sub>r</sub>/T \* MIPS<sub>r</sub>
- Where
  - -T<sub>r</sub> is the execution time on a standard machine
  - -T is the execution time of the machine to be rated
  - -MIPS, is the MIPS rating of the standard machine
- The main problem is, what exactly is the reference machine

CSE4201

Fall 08

# **MFLOPS**

- MFLOPS=Million Floating Point
   Operation per Second
- Still, what is a FP instruction
- Programs like compilers, almost has no FP operations at all
- Normalized MFLOPS gives weight to different FP operations (1 for add, 2 for multiply, 4 for divide, 8 for sqrt, ...)

CSE4201

#### Fall 08

# What Programs Measure for Comparison?

User reality: CPI varies with program, workload mix, OS, compiler, etc.

 Ideally would run typical programs with typical input before purchase

• Called a "<u>workload</u>"; For example:

- -Engineer uses compiler, spreadsheet
- -Author uses word processor, drawing program, compression software

### • In some situations its hard to do

-Don't have access to machine to "<u>benchmark</u>" before purchase

-Don't know workload in future

# • Real Programs: we run the actual program and

- measure the time, the difficulty is which program?Kernels: Extract small pieces of real programs and use tem to evaluate performance (livermoore loops and
- linpack)Toy Benchmarks: small programs that produces results already known (quicksort, puzzle, ...)
- Synthetic Benchmarks: Similar to kernels, specifically created to match the average frequency of different operations (whettstone and Dhrystone)

Fall 08



# **Examples**

- Workstations: Standard Performance Evaluation Corporation (SPEC)
  - SPEC95: 8 integer (gcc, compress, li, ijpeg, perl, ...) & 10 floating-point programs (hydro2d, mgrid, applu, turbo3d, ...)
  - http://www.spec.org
  - Separate average for integer (CINT95) and FP (CFP95) relative to base machine
  - Benchmarks distributed in source code
  - Company representatives select workload
  - Compiler, machine designers target benchmarks so try to change every 3 years CSE4201

Fall 08

#### a game of go – go - m88ksim simulates Motorola 88000 CPU – gcc - compress

Lisp interpreter

**SPEC95 Benchmarks** 

- Li - jpeg
- perl

• Integer

- vortex

Fall 08

OO database system CSE4201

perl script interpreter

<ul> <li>Floating F</li> </ul>	Point
<ul> <li>tomcatvV</li> </ul>	ectorized mesh generator
<ul> <li>swim</li> <li>difference</li> </ul>	shallow water model (finite
<ul> <li>su2cor</li> </ul>	quantum physics
<ul> <li>hydro2d</li> </ul>	galactic jets
– mgrid	multigrid solver for 3-d field
<ul> <li>applu</li> </ul>	PDF
– apsi	temp. and wind velocity
– fpppp	quantum chemsitry
- wave5	-n-body maxwell's
– wave5	-n-body maxwell's
all 08	CSE4201

# **Kernel Example**

- 1. X=1.0
- 2. Y=1.0 3. Z=1.0

- 4. Do I=1,N8
  - 1. CALL P3(X,Y,Z)
- Z1=1 X1=T\*(X1-Y1)  $Y1 = (T^*(X1 + Y1))$ Z=(X1+Y1)/T

X1=1

Y1=1

SUBROUTINE P3(X,Y,Z)

Fall 08



P1	1	10	20	0.5	0.909	0.999
P2	1000	100	20	0.5	0.091	0.001
Arithmetic mean w1	500. 5	55	20			
Arithmetic mean w2	91.8	18.18	20			
Arithmetic mean w3	2	10.09	20			
	A	В	С	w1	w2	w3

	nroma	lized	To A			в		С	
	A	в	С	A	В	С	A	В	С
p1	1	10	20	0.1	1	2.0	0.05	0.5	1
P2	1	0.1	0.02	10	1	0.2	50	5	1
Arith	1	5.05	10.01	5.05	1	1.1	25.0 3	2.75	1
Geo	1	1	0.63	1	1	0.63	1.58	1.58	1

# Example (cont)

- Notice that the geometric mean does not represent the relative execution times, for example in the first case, it said that A and B are equal
- The geometric mean is consistent independent of the normalization, A and B are the same and independent of C

Fall 08