COSC4201 Instruction Level Parallelism

Prof. Mokhtar Aboelaze

York University

Based on Slides by

Prof. L. Bhuyan (UCR)

Prof. M. Shaaban (RIT)

1


Outline


° Data dependence and hazards


- ° Exposing parallelism (loop unrolling and scheduling)
- ° Reducing branch costs (prediction)
- ° Dynamic scheduling
- ° Speculation
- ° Multiple issue and static scheduling


2


- ° Advanced techniques
- ° Example





















Data Hazard


- °A dependence may result in a data hazard
- °RAW (read After Write)
- °WAW (Write After Write)
- °WAR (Write After Read)














i.e followed i	immediately by	
Instruction	Instruction	Latency In
Producing Result	Using Result	Clock Cycles
FP ALU Op	Another FP ALU Op	3
FP ALU Op	Store Double	2
Load Double	FP ALU Op	1
Load Double	Store Double	0


	Loop	Unrolling				
	No sch	eduling		Sched	0	
		<u>Clo</u>	<u>ck cycle</u>			<u>ck cycle</u>
Loop:	L.D	F0, 0(R1)	1	Loop: L.D	F0, 0(R1)	1
	stall		2	DADDUI	R1, R1, # -8	2
	ADD.D	F4, F0, F2	3	ADD.D	F4, F0, F2	3
	stall		4	stall		4
	stall		5	stall		5
	S.D	F4, 0 (R1)	6	S.D	F4, 0 (R1)	6
	DADDUI	R1, R1, # -8	7	BNE	R1,R2, Loop	7
	stall	,	8	stall		8
	BNE	R1,R2, Loop	9			
	stall	K1,112, 200p	10	8(7) cycle	es per iteration	l
-		es per iteratio				
			17			

	No scheduling	
Loop: L.I		Assuming the array size
Al Stal Stal		is multiple of 2, i.e. the number of loop iterations
SI	F4,0 (R1) ; drop DADDUI & BNE	is a multiple of 4
LI Stal		
Al Stal Stal	DDD F8, F6, F2	We eliminated the stalls
SI	F8, -8 (R1), ; drop DADDUI & BNE	because of the branching
LI Stal		because of the branching
Sta		
Sta SI	-	28 cycles for 4 iterations
LI	b F14, -24 (R1)	(7 per iteration)
AL Stall Stall	DDD F16, F14, F2	
SD	F16, -24(R1)	
DA Stall	DDUI R1, R1, # -32	
BN	E R1, R2, Loop	
Stall	18	









Introduction

^oDynamic scheduling deals with data dependence improving, the limiting factor is the control dependence.


[°]Branch prediction is important for processors that maintains a CPI of 1, but it is crucial for processors who tries to issue more than one instruction per cycle (CPI < 1).


[°]We have already studied some techniques (delayed branch, predict not taken), but these do not depend on the dynamic behavior of the code.


23


Branch History Table


- ° A small memory indexed by the lower portion of the address of the branch instruction.
- ° The memory contains only 1-bit, to predict taken or untaken
- ° If the prediction is incorrect, the prediction bit is inverted.
- ° In a loop, it mispredicts twice
 - End of loop case, when it exits instead of looping as before
 - First time through loop on *next* time through code, when it predicts exit instead of looping

















Corr	elating	Branch P	redictor E	Ex:	
	(d==0) l=1; (d==1)	BNEZ DADD L1: DADD BNEZ L2:	R1, R0, #1 ; Y R3, R1, #-1	1 == 0 ? YES d==1 b2 (bb!=2) ken, b2 i	
			not taken fo		
Initial d	d==0?	B1	d befoe b2	d==1	b2
0	Y	NO	1	Y	NO
1	Ν	Taken	1	Y	NO
2	Ν	Taken	2	Ν	Taken
		32			

Ir	nitial d	d==0?	B1	d be	foe b2	d==1	B2
	0	Y	NO		1	Y	NO
	1	Ν	Taken	1	l	Y	NO
	2	Ν	Taken	2	2	Ν	Taken
d	B1 Pred	B1 action	newB1 pred	B2 pred	B2 actio		ew B2 pred
2	NT	Т	Т	NT	т		т
0	Т	NT	NT	Т	NT		NT
2	NT	т	Т	NT	т		т
0	Т	NT	NT	Т	NT		NT
N	liss on	every pr	ediction				

<section-header><list-item><list-item><list-item><list-item><list-item><list-item>

			d befoe	b2 d==	=1 b2
	Y	NO	1	Y	NO
	Ν	Taken	1	Y	NO
	Ν	Taken	2	Ν	Taker
b1 Pred	b1 action	newb1 pred	b2 pred	b2 action	new b2 pred
NT/NT	Т	T/NT	NT/ <mark>NT</mark>	Т	NT/T
T/NT	NT	T/NT	NT/T	NT	NT/T
T/NT	т	T/NT	NT/T	Т	NT/T
T /NT	NT	NT	NT/T	NT	NT/T
	on on first t	ry			
	Pred NT/NT T/NT T/NT T/NT	b1b1PredactionNT/NTTT/NTNTT/NTTT/NTTT /NTNTprediction on first t	b1b1newb1PredactionpredNT/NTTT/NTT/NTNTT/NTT/NTTT/NTT /NTNTNTprediction on first try	b1b1newb1b2PredactionpredpredNT/NTTT/NTNT/NTT/NTNTT/NTNT/TT/NTTT/NTNT/TT /NTNTNTNT/Tprediction on first tryNTNT	b1b1newb1b2b2PredactionpredpredactionNT/NTTT/NTNT/NTTT/NTNTT/NTNT/TNTT/NTTT/NTNT/TTT/NTTT/NTNT/TTT/NTNTNTNT/TNTprediction on first try

