






D	SM
o	Memory is distributed among the processors.
0	An interconnection network is used to communicate
0	Earlier attempts ignored cache coherence. Shared data are marked as uncachable.
0	Still, shared data could be cached by S/W, but consistency should be maintained by the software.
o	A software based approach must be conservative, every block that is <i>might</i> be shared, is considered shared.
CSE 4201	2













Direct	ory Proto	col Message	es
Message type	Source	Destination	Msg Content
Read miss	Local cache	Home directory	Ρ, Α
	or P reads data a a read share and		
Write miss	Local cache	Home directory	Ρ, Α
		miss at address A; ner and request data	
Invalidate	Home directory	Remote caches	А
 Invalidat 	e a shared copy	at address A	
Fetch Home	directory	Remote cache	А
 Fetch the change t 	e block at addres the state of A in t	ss A and send it to its the remote cache to s	home directory; shared
Fetch/Invalidate	Home director	y Remote cache	А
 Fetch the invalidate 	e block at addres e the block in the	ss A and send it to its e cache	home directory;
Data value reply	y Home directory	Local cache	Data
 Return a 	data value from	the home memory (r	ead miss response)
Data write back	Remote cache	Home directory	A, Data
 Write bar 	ck a data value f	for address A (invalid	ate response)
CSE 4201		8	. ,





	Proc	cess	sor 1	Pro	oces	ssor	2 I	nter	coni	nect	Di	irect	ory	Mem
	P1			P2			Bus				Direc			Memo
step P1: Write 10 to A1	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Proc	s} Value
P1: Read A1														
P2: Read A1														
P2: Write 20 to A1														
P2: Write 40 to A2														
	_													

	Proc	cess	or 1	Pro	oces	ssor	2 li	nter	coni	nect	Di	rect	ory	Memory
	P1			P2			Bus	_			Direc			Memor
step P1: Write 10 to A1	State	Addr	Value	State	Addr		Action WrMs	Proc. P1	Addr A1	Value	Addr A1	Ex	{Procs	3 Value
	Excl.	A1	10				DaRp	P1 P1	A1 A1	0	<u>A1</u>		<u>{P1}</u>	<u> </u>
P1: Read A1							20.10							
P2: Read A1														
	_													
	-													
P2: Write 20 to A1														
P2: Write 40 to A2														
	_													

	Proc	cess	sor 1	Pro	oces	ssor	2 li	nter	coni	nect	D	irect	ory	Mem
	P1			P2			Bus				Direc			Memo
step	State	Addr	Value	State	Addr	Value				Value				S Value
P1: Write 10 to A1							<u>WrMs</u>	P1	A1		<u>A1</u>	<u>Ex</u>	<u>{P1}</u>	
	Excl.	<u>A1</u>	<u>10</u>				<u>DaRp</u>	P1	A1	0				_
P1: Read A1	Excl.	A1	10											_
P2: Read A1														
P2. Write 20 to A1	_													
P2: Write 40 to A2														

	Prov	2000	or 1	Pr	000	seor	2 1	ntor	con	nect	П	iroci	ory	Mom
	P1			P2		5301	Z II				Direc		Ory	Memo
step	_	Addr	Value		Addr	Value		Proc	Addr	Value			{Procs	
P1: Write 10 to A1				- are			WrMs	P1	A1		A1	Ex	{P1}	
	Excl.	A1	10				DaRp	P1	A1	0				
P1: Read A1	Excl.	A1	10											
P2: Read A1				Shar.	<u>A1</u>		<u>RdMs</u>	P2	A1					
	Shar.	A1	10				<u>Ftch</u>	P1	A1	10			A1	<u>10</u>
				Shar.	A1	10	DaRp	P2	A1	10	A1	<u>Shar.</u>	P1,P2}	10
P2: Write 20 to A1														10
														10
P2: Write 40 to A2						/								10
					ite Ba					e blo				

	Proc	cess	or 1	Pro	oces	ssor	2 li	nter	con	nect	D	irect	ory	Mem
	P1			P2			Bus				Dire	ctory		Memo
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addı	State	{Procs	Value
P1: Write 10 to A1							<u>WrMs</u>	P1	A1		<u>A1</u>	<u>Ex</u>	<u>{P1}</u>	
	Excl.	<u>A1</u>	<u>10</u>				<u>DaRp</u>	P1	A1	0				
P1: Read A1	Excl.	A1	10											
P2: Read A1				<u>Shar.</u>	<u>A1</u>		<u>RdMs</u>	P2	A1					
	<u>Shar.</u>	A1	10				<u>Ftch</u>	P1	A1	10			A1	<u>10</u>
				Shar.	A1	10	DaRp	P2	A1	10	A1	Shar.	P1,P2}	10
P2: Write 20 to A1				Excl.	A1	<u>20</u>	<u>WrMs</u>	P2	A1					10
	<u>Inv.</u>						<u>Inval.</u>	P1	A1		A1	Excl.	<u>{P2}</u>	10
P2: Write 40 to A2														10

	Proc	cess	sor 1	Pro	oces	ssor	2 lı	nter	con	nect	D	irect	ory	Mem
	P1			P2			Bus				Direc			Mem
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs	Value
P1: Write 10 to A1							<u>WrMs</u>	P1	A1		<u>A1</u>	<u>Ex</u>	<u>{P1}</u>	
	Excl.	<u>A1</u>	<u>10</u>				<u>DaRp</u>	P1	A1	0				
P1: Read A1	Excl.	A1	10											
P2: Read A1				<u>Shar.</u>	<u>A1</u>		<u>RdMs</u>	P2	A1					
	<u>Shar.</u>	A1	10				<u>Ftch</u>	P1	A1	10			A1	<u>10</u>
				Shar.	A1	<u>10</u>	DaRp	P2	A1	10	A1	<u>Shar.</u>	P1,P2}	10
P2: Write 20 to A1				Excl.	A1	<u>20</u>	<u>WrMs</u>	P2	A1					10
	<u>Inv.</u>						<u>Inval.</u>	P1	A1		A1	<u>Excl.</u>	<u>{P2}</u>	10
P2: Write 40 to A2							<u>WrMs</u>	P2	A2		<u>A2</u>	Excl.	<u>{P2}</u>	0
							<u>WrBk</u>	P2	A1	20	<u>A1</u>	<u>Unca.</u>	<u>{}</u>	<u>20</u>
				Excl.	A2	40	DaRp	P2	A2	0	A2	Excl.	{P2}	0


Synchronization


^oTypically built with user-level routines that rely on hardware-supplied synchronization instructions.


[°]Hardware should be capable of supporting un-interruptible instruction or instruction sequence that can *atomically* retrieve and change a value.

° In a large scale multiprocessor (high contention) synchronization could be a bottleneck.

° Some hardware supported synchronization primitives can reduce contention and latency.







ll s b	R2 c R3 eqz R3	,0(R1) ,0(R1) ,try	; mov exchange value ; load linked ; store conditional ; branch store fails (R3 = 0) ; put load value in R4
Imp SC try:	<mark>ll</mark> addi	R2,0(R1) R2,R2,#1	; increment (OK if reg–reg)
	<mark>sc</mark> beqz	R2,0(R1) R2,try ; bra	; store conditional anch store fails (R2 = 0)