	Chapter 6	
	Chapter 6	
	Registers and Counters	
FALL 2008	CSE3201	





































Example			
<pre>//HDL Example 6-2 // //Structural description of //Universal shift register(see Fig.6-7) module SHFTREG (I,select,Ifin,rtin,A,CLK,CIr); input [3:0] I; //Parallel input input [1:0] select; //Mode select input Ifin,rtin,CLK,CIr; //Serial inputs,clock,clear output [3:0] A; //Parallel output //Instantiate the four stages stage ST0 (A[0],A[1],Ifin,I[0],A[0],select,CLK,CIr); stage ST1 (A[1],A[2],A[0],I[1],A[1],select,CLK,CIr); stage ST3 (A[3],rtin,A[2],I[3],A[3],select,CLK,CIr); endmodule</pre>	<ul> <li>//One stage of shift register</li> <li>module stage(i0,i1,i2,i3,Q,select,CLK,Clr);</li> <li>input i0,i1,i2,i3,CLK,Clr;</li> <li>input [1:0] select;</li> <li>output Q;</li> <li>reg Q;</li> <li>reg D;</li> <li>//4x1 multiplexer</li> <li>always @ (i0 or i1 or i2 or i3 or select)</li> <li>case (select)</li> <li>2'b00: D = i0;</li> <li>2'b01: D = i1;</li> <li>2'b10: D = i2;</li> <li>2'b11: D = i3;</li> <li>endcase</li> <li>//D flip-flop</li> <li>always @ (posedge CLK or negedge Clr)</li> <li>if (~Clr) Q = 1'b0;</li> <li>else Q = D;</li> <li>endmodule</li> </ul>		

