# **CSE 4201 Computer Architecture**

#### Prof. Mokhtar Aboelaze

Parts of these slides are taken from Notes by Prof. David Patterson at UCB

Fall 07

CSE4201

#### **CSE4201**

- Office hours
- Grading Policy
  - -HW
  - Quizzes
  - Midterm
  - Final
- Text: Computer Architecture: QA 4<sup>th</sup> edition

Fall 07

#### **Outline**

- Historical prospective and new technology trends.
- Performance: How to measure it? What does it mean?
- MIPS 5 stage pipelining and IS

Fall 07

CSE4201

#### **Historical Prospective**

• Decade of 70's (Microprocessors)

Programmable Controllers, Single Chip Microprocessors, Personal Computers

- Decade of 80's (RISC Architecture)
   Instruction Pipelining, Fast Cache Memories, Compiler Optimizations
- Decade of 90's (Instruction Level Parallelism)
   Superscalar Processors, Aggressive Code Scheduling, Low Cost Supercomputing, Out of Order Execution
- Decade of 00

Thread level parallelism, Data level parallelism, multicore, SoC

Fall 07

#### **Computer Architecture**

- Computer architecture now is >> ISA
- What matters is how the complete system performs
- Time spent on IS this year is les than previous offering of the course More on ILP, TLP, multiprocessing, and if time permit non conventional computing.

Fall 07

CSE4201

#### **Computer Architecture**

"We are dedicating all of our future product development to multicore designs. ... This is a sea change in computing"

Paul Otellini, President, Intel (2004)

1000+ Level Parallelism, cannot be solved by just by computer architects and compiler writers alone, but also cannot be solved without participation of computer architects

David Patterson

Fall 07

# **Technology trends**

- Used to be transistors are important, power is not a problem.
- Now, **Power is the problem** Transistors are almost free ?
- New challenges: Power and ILP (adding hardware helps, but finally the law of diminishing return kicks in).

Fall 07 CSE4201

# Number of transistors | Transistors | 10,000,000,000 | 1,000,000,000 | 1,000,000,000 | 1,000,000,000 | 1,000,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,000 | 1,000,

#### **CPUs:**

- 1982 Intel 80286
- 12.5 MHz
- 2 MIPS (peak)
- Latency 320 ns
- 134,000 xtors, 47 mm<sup>2</sup>
- 16-bit data bus, 68 pins
- Microcode interpreter, separate FPU chip
- (no caches)

- 2001 Intel Pentium 4
- 1500 MHz (120X)
- (2250X) 4500 MIPS (peak)
- Latency 15 ns (20X)
- 42,000,000 xtors, 217 mm<sup>2</sup>
- 64-bit data bus, 423 pins
- 3-way superscalar, Dynamic translate to RISC, Superpipelined (22 stage), Out-of-Order execution
- On-chip 8KB Data caches, 96KB Instr. Trace cache, 256KB L2 cache

CSE4201 Fall 07

#### **Disks:**

• CDC Wren I, 1983

0.03 GBytes capacity

Tracks/Inch: 800

Bits/Inch: 9550

Three 5.25" platters

Latency: 48.3 ms

• Seagate 373453, 2003 3600 RPM

 15000 RPM (4X)

 73.4 GBytes (2500X)

• Tracks/Inch: 64000 (80X)

• Bits/Inch: 533,000 (60X)

Four 2.5" platters (in 3.5" form factor)

· Bandwidth:

86 MBytes/sec (140X) Latency: 5.7 ms (8X)

Cache: 8 MBytes

Cache: none

Bandwidth: 0.6 MBytes/sec

Fall 07 CSE4201

#### **Memory:**

- 1980 DRAM (asynchronous)
- 2000 Double Data Rate Synchr. (clocked) DRAM
- 0.06 Mbits/chip
- 64,000 xtors, 35 mm<sup>2</sup>
- 16-bit data bus per module, 16 pins/chip
- 13 Mbytes/sec
- Latency: 225 ns
- (no block transfer)

- 256.00 Mbits/chip (4000X)
- 256,000,000 xtors, 204 mm<sup>2</sup>
- 64-bit data bus per DIMM, 66 pins/chip (4X)
- 1600 Mbytes/sec (120X)
- Latency: 52 ns (4X)
- Block transfers (page mode)

Fall 07 CSE4201

#### **LANs**

- Ethernet 802.3
- Year of Standard: 1978
- 10 Mbits/s link speed
- Latency: 3000 μsec
- · Shared media
- Coaxial cable

- Ethernet 802.3ae
- Year of Standard: 2003
- 10,000 Mbits/s (1000X) link speed
- Latency: 190 μsec (15X)
- · Switched media
- Category 5 copper wire

"Cat 5" is 4 twisted pairs in bundle Twisted Pair:



Copper, 1mm thick, twisted to avoid antenna effect

Coaxial Cable: Plastic Covering
Braided outer conductor
Insulator
Copper core

Fall 07 CSE4201

### Two notions of "performance"

| Plane               | DC to<br>Paris | Top<br>Speed | Passen-<br>gers | Throughput (p-mph) |  |
|---------------------|----------------|--------------|-----------------|--------------------|--|
| Boeing<br>747       | 6.5<br>hours   | 610<br>mph   | 470             | 286,700            |  |
| BAC/Sud<br>Concorde | 3<br>hours     | 1350<br>mph  | 132             | 178,200            |  |

- •Which has higher performance?
- •Time to deliver 1 passenger?
- •Time to deliver 400 passengers?

Fall 07

CSE4201

#### Response Time v. Throughput

- Time of Concorde vs. Boeing 747?
  - Concord is 6.5 hours / 3 hours
    = 2.2 times as fast
- Throughput of Boeing vs. Concorde?
  - Boeing 747: 286,700 p-mph / 178,200 p-mph = 1.6 times as fast
- Boeing is 1.6 times (160%) as fast in terms of throughput
- Concord is 2.2 times (220%) as fast in terms of flying time (response time)

Fall 07

#### **Computer Performance**

- Response Time = Execution Time = Latency Time in a computer:
  - Time for 1 job (Interest to the user)
- Throughput = Bandwidth in a computer :
  - Jobs per unit time (interest to the system administrator)

Fall 07

CSE4201

#### **Performance**

- "X is n times as fast as Y" means
- Performance<sub>x</sub> = n X Performance<sub>v</sub>

$$\frac{T_{y}}{T_{x}} = 1 + \frac{n}{100}$$

Example, A completes job in 10 sec, B in 15,
 A is 50% faster than B

Fall 07

# Making the Common Case Faster

- Usually, we have a limited amount of resources, how to allocate them?
- Investing a lot of resources in improving a rare situation is not likely to improve the performance
- EX: Make division faster on the expense of overflow or divide by zero which is not likely to happen frequently anyway

Fall 07


CSE4201

#### Amdahl's law

 If α is the fraction of the computations that could be enhanced by a factor of S, then

$$T_{new} = T_{old} \left( (1 - \alpha) + \frac{\alpha}{S} \right)$$

$$Speedup = \frac{1}{(1-\alpha) + \frac{\alpha}{s}}$$



Fall 07

#### **Amdahl's Law**

- Consider a computer system that uses the CPU 50% of the time, and the I/O 50% of the time, consider two cases CPU costs 1/3 of system
- Improve the CPU by a factor of 5  $speedup = \frac{1}{0.5 + \frac{0.5}{5}} = 1.667$
- The cost is 2/3 + 1/3 \* 5 = 2.33
- Improve CPU by a factor of 2  $Speedup = \frac{1}{0.5 + \frac{0.5}{2}} = 1.33$
- Cost = 2/3 + 1/3 \* 2=1.33 (better investment)

Fall 07

CSE4201

### **Locality of Reference**

- For programs, the rule of thumb is any program spends 90% of the time in 10% of the code
- Temporal Locality: Recently accessed items are likely to be accessed again in the near future
- Spatial Locality: Items whose addresses are near one another tends to be referenced close together in time

Fall 07

#### **Locality of reference**

- Calculate the speedup if we put a cache of 500KB in a system that runs a 5MB (10MB) program, assume 90%,10% rule of thumb and assume that cache is 5 times faster than RAM
- Case 1
- Case 2

Fall 07

CSE4201

#### **Performance**

- CPU<sub>time</sub>=T<sub>c</sub>\*IC
- Where, T<sub>c</sub> is the clock cycle and IC is the instruction count
- CPI=(Number of clock cycles)/IC
- CPU<sub>time</sub>=IC \* CPI \* T<sub>c</sub>
- Clcok rate depends on organization and technology
- · CPI depends on compiler, Inst. Set, and organization
- IC depends on program, compiler, and Inst. set
- The average CPI could be expressed as

$$CPI_{av} = \frac{\sum_{i=1}^{n} CPI_{i} * I_{i}}{IC}$$

Fall 07

#### Question:

A program runs on a 400 MHz computer in 10 secs. We like the program to run in 6 secs by designing a faster CPU. Assume that increasing clock rate would mean the program needs 20% more clock cycles. What clock rate should the designer target?

#### Answer:

The number of clock cycles for the program on the present computer =  $10 \times 400 \times 10^6 = 4000 \times 10^6$ 

With 20% increase, the new computer should take 1.2 X 4000 X  $10^6$  =  $4800 \times 10^6$  cycles

Required execution time = 6 seconds

Then the required clock rate = 4800/6 X 10<sup>6</sup> cycles/sec = 800 MHz

Fall 07 CSE4201

#### **Example**

| • | OP     | Frequency | Cycles |  |  |
|---|--------|-----------|--------|--|--|
|   | ALU    | 43%       | 1      |  |  |
|   | Load   | 21%       | 2      |  |  |
|   | Store  | 12%       | 2      |  |  |
|   | Branch | 24%       | 2      |  |  |

• Increasing cycle by 15% load = 1 cycle

Fall 07 CSE4201

- Consider the previous example. If 25% ALU operations use a loaded operand that is not used again
- CPI=0.43+2\*0.21+2\*0.12+2\*0.43=1.57
- Time = IC \* 1.57 \* T<sub>c</sub>=1.57IC\*T<sub>c</sub>
- If we use another design that supports reg/mem instructions in 2 cycles and increases branching by 1 cycle.
- In this case, the 25% of loads are replaced by reg/mem instructions

Fall 07 CSE4201

## **Example 'cont.**

| ALU (LS)  | 43%    | 1 |
|-----------|--------|---|
| ALU reg/m | 10.75% | 2 |
| Loads     | 10.25% | 2 |
| Store     | 12%    | 2 |
| branches  | 24%    | 3 |

Fall 07

- Consider 2 CPU's
- The first, sets a condition code by a compare followed by a branch, 20% are branches (another 20% are compare)
- The seconds, compares in the branch instruction and 25% slower

Fall 07

CSE4201

#### **EXAMPLE**

A program executed in machine A with a 1ns clock gives a CPI of 2.0. The same program with machine B having same ISA and a 2ns clock gives a CPI of 1.2. Which machine is faster and by how much?

Fall 07

# **Example (RISC processor)**

#### Base Machine (Reg / Reg)

| Op     | Freq        | Cycles | CPI(i) | % Time |
|--------|-------------|--------|--------|--------|
| ALU    | 50%         | 1      | .5     | 23%    |
| Load   | 20%         | 5      | 1.0    | 45%    |
| Store  | 10%         | 3      | .3     | 14%    |
| Branch | 20%         | 2      | .4     | 18%    |
|        | _ /_        |        | 2.2    |        |
|        | Typical Mix |        |        |        |

How much faster would the machine be if a better data cache reduced the average load time to 2 cycles? (1.6)

How does this compare with using branch prediction to shave a cycle off the branch time? (2.0)

What if two ALU instructions could be executed at once?

Fall 07

CSE4201

#### **Example**

Add register / memory operations

- One source operand in memory
- One source operand in register
- Cycle count of 2

Branch cycle count increased to 3

What fraction of the loads must be eliminated for this to pay off? Base Machine (Reg / Reg)

| Ор     | $F_{i}$ | CPI <sub>i</sub> |
|--------|---------|------------------|
| ALU    | 50%     | 1                |
| Load   | 20%     | 2                |
| Store  | 10%     | 2                |
| Branch | 20%     | 2                |

Fall 07

Exec Time = Instr Cnt x CPI x Clock

| Op      | $F_{i}$ | CPI <sub>i</sub> |    | I,     | CPI <sub>i</sub> |         |
|---------|---------|------------------|----|--------|------------------|---------|
| ALU     | .50     | 1                | .5 | .5 – X | 1                | .5 – X  |
| Load    | .20     | 2                | .4 | .2 – X | 2                | .4 – 2X |
| Store   | .10     | 2                | .2 | .1     | 2                | .2      |
| Branch  | .20     | 2                | .4 | .2     | 3                | .6      |
| Reg/Mem | 1       |                  |    | Χ      | 2                | 2X      |
|         |         |                  |    |        |                  |         |

ALL loads must be eliminated for this to be a win!

Fall 07 CSE4201

#### **Power**

 For CMOS chips, traditional dominant energy consumption has been in switching transistors, called dynamic power

 $P_{dynamic} = 0.5 * C_L * V^2 * f$ 

For mobile devices, energy better metric

 $P_{\rm dynamic} = C_L * V^2$ 

- For a fixed task, slowing clock rate (frequency switched) reduces power, but not energy
- Capacitive load a function of number of transistors connected to output and technology, which determines capacitance of wires and transistors
- · Dropping voltage helps both
- To save energy & dynamic power, most CPUs now turn off clock of inactive modules (e.g. Fl. Pt. Unit)

Fall 07 CSE4201

#### **Power**

 Suppose 15% reduction in voltage results in a 15% reduction in frequency. What is impact on dynamic power?

Fall 07

CSE4201

#### **Power**

 Because leakage current flows even when a transistor is off. Now static power is important too

 $Powerstatic = Currentstatic \times Voltage$ 

- Leakage current increases in processors with smaller transistor sizes
- Increasing the number of transistors increases power even if they are turned off
- In 2006, goal for leakage is 25% of total power consumption; high performance designs at 40%
- Very low power systems even gate voltage to inactive modules to control loss due to leakage

Fall 07

#### **Dependability**

- How decide when a system is operating properly?
- Infrastructure providers now offer Service Level Agreements (SLA) to guarantee that their networking or power service would be dependable
- Systems alternate between 2 states of service with respect to an SLA:
- Service accomplishment, where the service is delivered as specified in SLA
- Service interruption, where the delivered service is different from the SLA
- Failure = transition from state 1 to state 2
- Restoration = transition from state 2 to state 1

Fall 07

CSE4201

#### **Dependability**

- Module reliability = measure of continuous service accomplishment (or time to failure).
   2 metrics
- 1. Mean Time To Failure (MTTF) measures Reliability
- 2. Failures In Time (FIT) = 1/MTTF, the rate of failures
  - Traditionally reported as failures per billion hours of operation
- Mean Time To Repair (MTTR) measures Service Interruption
  - Mean Time Between Failures (MTBF) = MTTF+MTTR
- Module availability measures service as alternate between the 2 states of accomplishment and interruption (number between 0 and 1, e.g. 0.9)
- Module availability = MTTF / (MTTF + MTTR)

Fall 07

#### **Dependability**

- If modules have exponentially distributed lifetimes (age of module does not affect probability of failure), overall failure rate is the sum of failure rates of the modules
- Calculate FIT and MTTF for 10 disks (1M hour MTTF per disk), 1 disk controller (0.5M hour MTTF), and 1 power supply (0.2M hour MTTF):

Fall 07

CSE4201

#### **MIPS**

- MIPS: Million Instructions Per Second
- MIPS=IC/(T\*10<sup>6</sup>)=#of cycles/(CPI\*T\*10<sup>6</sup>)
- MIPS= (Clock rate)/(CPI\*10<sup>6</sup>)
- The difficulty of choosing such a measure is it doesn't define what is an instruction (xor or div)
- Any optimizing compiler that tends to reduce the number of instructions resulting in saving execution time reduces the MIPS rating of the machine.

Fall 07

#### **MIPS**

- One way to overcome this difficulty is to use the relative MIPS
- Relative MIPS = T<sub>r</sub>/T \* MIPS<sub>r</sub>
- Where
  - -T<sub>r</sub> is the execution time on a standard machine
  - -T is the execution time of the machine to be rated
  - –MIPS<sub>r</sub> is the MIPS rating of the standard machine
- The main problem is, what exactly is the reference machine

Fall 07

CSE4201

#### **MFLOPS**

- MFLOPS=Million Floating Point Operation per Second
- Still, what is a FP instruction
- Programs like compilers, almost has no FP operations at all
- Normalized MFLOPS gives weight to different FP operations (1 for add, 2 for multiply, 4 for divide, 8 for sqrt, ...)

Fall 07

#### **Measuring Performance**


- Real Programs: we run the actual program and measure the time, the difficulty is which program?
- Kernels: Extract small pieces of real programs and use tem to evaluate performance (livermoore loops and linpack)
- Toy Benchmarks: small programs that produces results already known (quicksort, puzzle, ...)
- Synthetic Benchmarks: Similar to kernels, specifically created to match the average frequency of different operations (whettstone and Dhrystone)

Fall 07

CSE4201

# What Programs Measure for Comparison?

- User reality: CPI varies with program, workload mix, OS, compiler, etc.
- Ideally would run typical programs with typical input before purchase
- Called a "workload"; For example:
  - -Engineer uses compiler, spreadsheet
  - Author uses word processor, drawing program, compression software
- In some situations its hard to do
  - –Don't have access to machine to "benchmark" before purchase
  - -Don't know workload in future



- Workstations: Standard Performance Evaluation Corporation (SPEC)
  - SPEC95: 8 integer (gcc, compress, li, ijpeg, perl, ...) & 10 floating-point programs (hydro2d, mgrid, applu, turbo3d, ...)
  - http://www.spec.org
  - Separate average for integer (CINT95) and FP (CFP95) relative to base machine
  - Benchmarks distributed in source code
  - Company representatives select workload
  - Compiler, machine designers target benchmarks so try to change every 3 years

Fall 07 CSE4201

#### **SPEC95 Benchmarks**

Integer

– go a game of go

- m88ksim simulates Motorola 88000

**CPU** 

- gcc

- compress

Lisp interpreter

jpeg

perlperl script interpretervortexOO database system

Fall 07 CSE4201

#### **SPEC95 Benchmarks**

Floating Point

- tomcatvVectorized mesh generator

swim shallow water model (finite

difference)

su2cor quantum physics

hydro2d galactic jets

mgrid multigrid solver for 3-d field

appluPDF

apsi temp. and wind velocityfpppp quantum chemsitry

– wave5 -n-body maxwell's

Fall 07 CSE4201

### **Kernel Example**

- SUBROUTINE P3(X,Y,Z)1. X=1.0
- X1 = 12. Y=1.0Y1=1
- 3. Z=1.0Z1 = 1
- 4. Do I=1,N8  $X1=T^*(X1-Y1)$ 1. CALL P3(X,Y,Z)  $Y1=(T^*(X1+Y1))$ 
  - Z=(X1+Y1)/T

Fall 07 CSE4201

# **Reporting Performance**

- If T<sub>i</sub> is the time to run program I
- Arithmetic mean  $\frac{1}{n_i} \sum_{i=1}^n T_i$  Weighted arithmetic  $\sum_{i=1}^n w_i T_i$
- Weighted harmonic mean  $\frac{n}{\sum_{i=1}^{n} \frac{1}{Rate_i}}$ ,  $Rate_i = f(1/T_i)$  Geometric max
- Geometric mean  $\prod_{i=1}^{n} TR_i$   $\frac{n}{\sum_{i=1}^{n} \frac{w_i}{Rate_i}}$ ,  $Rate_i = f(1/T_i)$

Where Tr<sub>i</sub> is the execution time of program I normalized to a ref. machine

Fall 07 CSE4201

•

| P1                 | 1         | 10    | 20 | 0.5 | 0.909 | 0.999 |
|--------------------|-----------|-------|----|-----|-------|-------|
| P2                 | 1000      | 100   | 20 | 0.5 | 0.091 | 0.001 |
| Arithmetic mean w1 | 500.<br>5 | 55    | 20 |     |       |       |
| Arithmetic mean w2 | 91.8      | 18.18 | 20 |     |       |       |
| Arithmetic mean w3 | 2         | 10.09 | 20 |     |       |       |
|                    | А         | В     | С  | w1  | w2    | w3    |

Fall 07 CSE4201

# **Example**

•

|       | nroma | lized | То А  |      |   | В    |           | С    |   |
|-------|-------|-------|-------|------|---|------|-----------|------|---|
|       | A     | В     | С     | A    | В | С    | A         | В    | С |
| p1    | 1     | 10    | 20    | 0.1  | 1 | 2.0  | 0.05      | 0.5  | 1 |
| P2    | 1     | 0.1   | 0.02  | 10   | 1 | 0.2  | 50        | 5    | 1 |
| Arith | 1     | 5.05  | 10.01 | 5.05 | 1 | 1.1  | 25.0<br>3 | 2.75 | 1 |
| Geo   | 1     | 1     | 0.63  | 1    | 1 | 0.63 | 1.58      | 1.58 | 1 |
|       |       |       |       |      |   |      |           |      |   |

Fall 07

# **Example (cont)**

- Notice that the geometric mean does not represent the relative execution times, for example in the first case, it said that A and B are equal
- The geometric mean is consistent independent of the normalization, A and B are the same and independent of C

Fall 07