


DSM: A Directory Based Approach

- We can increase the memory BW by distributing the memory among processors.
- We want to eliminate the need for coherence protocol to broadcast on every cache miss, otherwise nothing will be gained from DSM.
- A *directory protocol* will do that.
- A directory keeps the state the state of every block that may be cached.
- Information in the directory includes which caches have copies, dirty or not ,...
- The directory may keep information about every memory block, or cached blocks only.
- The directory may be distributed with the memory (or banks).

Fall 07

CSE4201

Basic Operation



- k processors.
- With each cache-block in memory: k presence-bits, 1 dirty-bit
- With each cache-block in cache: 1 valid bit, and 1 dirty (owner) bit

- Read from main memory by processor i:
 - If dirty-bit OFF then { read from main memory; turn p[i] ON; }
 - if dirty-bit ON then { recall line from dirty proc (cache state to shared); update memory; turn dirty-bit OFF; turn p[i] ON; supply recalled data to i; }
- Write to main memory by processor i:
 - If dirty-bit OFF then { supply data to i; send invalidations to all caches that have the block; turn dirty-bit ON; turn p[i] ON; ... }

Fall 07

CSE4201

Directory Based Protocol

- **Similar to Snoopy Protocol: Three states**
 - Shared: ≥ 1 processors have data, memory up-to-date
 - Uncached (no processor has it; not valid in any cache)
 - Exclusive: 1 processor (owner) has data; memory out-of-date
- **In addition to cache state, must track which processors have data when in the shared state (usually bit vector, 1 if processor has copy)**
- **Keep it simple(r):**
 - Writes to non-exclusive data
=> write miss
 - Processor blocks until access completes
 - Assume messages received and acted upon in order sent

Fall 07

CSE4201

Directory based Protocol

- **No bus and don't want to broadcast:**
 - interconnect no longer single arbitration point
 - all messages have explicit responses
- **Terms: typically 3 processors involved**
 - Local node where a request originates
 - Home node where the memory location of an address resides
 - Remote node has a copy of a cache block, whether exclusive or shared
- **Example messages on next slide:**
P = processor number, A = address

Fall 07

CSE4201

Directory Based Protocol: Messages

Message type Content	Source	Destination	Msg
Read miss	Local cache	Home directory	P, A
• Processor P reads data at address A; make P a read sharer and request data			
Write miss	Local cache	Home directory	P, A
• Processor P has a write miss at address A; make P the exclusive owner and request data			
Invalidate	Home directory	Remote caches	A
• Invalidate a shared copy at address A			
Fetch	Home directory	Remote cache	A
• Fetch the block at address A and send it to its home directory; change the state of A in the remote cache to shared			
Fetch/Invalidate	Home directory	Remote cache	A
• Fetch the block at address A and send it to its home directory; invalidate the block in the cache			
Data value reply cache	Data	Home directory	Local
• Return a data value from the home memory (read miss response)			
Data write back	Remote cache	Home directory	A, Data
• Write back a data value for address A (invalidate response)			

Fall 07

CSE4201

State Transition Diagram for One Cache Block in Directory Based System


- States identical to snoopy case; transactions very similar.
- Transitions caused by read misses, write misses, invalidates, data fetch requests
- Generates read miss & write miss msg to home directory.
- Write misses that were broadcast on the bus for snooping => explicit invalidate & data fetch requests.
- Note: on a write, a cache block is bigger, so need to read the full cache block

Fall 07

CSE4201

CPU -Cache State Machine

- Invalid state if in memory




State Transition Diagram for Directory

- Same states & structure as the transition diagram for an individual cache
- 2 actions: update of directory state & send messages to satisfy requests
- Tracks all copies of memory block
- Also indicates an action that updates the sharing set, **Sharers**, as well as sending a message

Directory State Machine

- State machine for **Directory** requests for each **memory block**

- Uncached state if in memory



Example Directory Protocol

- Message sent to directory causes two actions:
 - Update the directory
 - More messages to satisfy request
- Block is in **Uncached** state: the copy in memory is the current value; only possible requests for that block are:
 - Read miss:** requesting processor sent data from memory & requestor made **only** sharing node; state of block made Shared.
 - Write miss:** requesting processor is sent the value & becomes the Sharing node. The block is made Exclusive to indicate that the only valid copy is cached. Sharers indicates the identity of the owner.
- Block is **Shared** => the memory value is up-to-date:
 - Read miss:** requesting processor is sent back the data from memory & requesting processor is added to the sharing set.
 - Write miss:** requesting processor is sent the value. All processors in the set Sharers are sent invalidate messages, & Sharers is set to identity of requesting processor. The state of the block is made Exclusive.

Example Directory Protocol

- Block is **Exclusive**: current value of the block is held in the cache of the processor identified by the set Sharers (the owner) => three possible directory requests:
 - **Read miss**: owner processor sent data fetch message, causing state of block in owner's cache to transition to Shared and causes owner to send data to directory, where it is written to memory & sent back to requesting processor.
Identity of requesting processor is added to set Sharers, which still contains the identity of the processor that was the owner (since it still has a readable copy). State is shared.
 - **Data write-back**: owner processor is replacing the block and hence must write it back, making memory copy up-to-date (the home directory essentially becomes the owner), the block is now Uncached, and the Sharer set is empty.
 - **Write miss**: block has a new owner. A message is sent to old owner causing the cache to send the value of the block to the directory from which it is sent to the requesting processor, which becomes the new owner. Sharers is set to identity of new owner, and state of block is made Exclusive.

Fall 07

CSE4201

Example

Processor 1 Processor 2 Interconnect Directory Memory

	P1			P2			Bus			Directory				Memor
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1														
P1: Read A1														
P2: Read A1														
P2: Write 20 to A1														
P2: Write 40 to A2														

A1 and A2 map to the same cache block

Fall 07

CSE4201

Example

	Processor 1			Processor 2			Interconnect			Directory			Memory	
	P1			P2			Bus			Directory			Memor	
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1							WrMs	P1	A1		A1	Ex	{P1}	
	Excl.	A1	10				DaRp	P1	A1	0				
P1: Read A1														
P2: Read A1														
P2: Write 20 to A1														
P2: Write 40 to A2														

A1 and A2 map to the same cache block

Fall 07

CSE4201

Example

	Processor 1			Processor 2			Interconnect			Directory			Memory	
	P1			P2			Bus			Directory			Memor	
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1							WrMs	P1	A1		A1	Ex	{P1}	
	Excl.	A1	10				DaRp	P1	A1	0				
P1: Read A1	Excl.	A1	10											
P2: Read A1														
P2: Write 20 to A1														
P2: Write 40 to A2														

A1 and A2 map to the same cache block

Fall 07

CSE4201

Example

	Processor 1			Processor 2			Interconnect			Directory			Memory	
	P1			P2			Bus				Directory			Memor
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1							WrMs	P1	A1		A1	Ex	{P1}	
	Excl.	A1	10				DaRp	P1	A1	0				
P1: Read A1	Excl.	A1	10											
P2: Read A1				Shar.	A1		RdMs	P2	A1					
	Shar.	A1	10				Frch	P1	A1	10	A1			10
				Shar.	A1	10	DaRp	P2	A1	10	A1	Shar.	{P1,P2}	10
P2: Write 20 to A1														
P2: Write 40 to A2														

Write Back

A1 and A2 map to the same cache block

Fall 07

CSE4201

Example

	Processor 1			Processor 2			Interconnect			Directory			Memory	
	P1			P2			Bus					Directory		Memor
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value
P1: Write 10 to A1							WrMs	P1	A1		A1	Ex	{P1}	
	Excl.	A1	10				DaRp	P1	A1	0				
P1: Read A1	Excl.	A1	10											
P2: Read A1				Shar.	A1		RdMs	P2	A1					
	Shar.	A1	10				Frch	P1	A1	10	A1			10
				Shar.	A1	10	DaRp	P2	A1	10	A1	Shar.	{P1,P2}	10
P2: Write 20 to A1				Excl.	A1	20	WrMs	P2	A1					10
	Inv.						Inval.	P1	A1		A1	Excl.	{P2}	10
P2: Write 40 to A2														

A1 and A2 map to the same cache block

Fall 07

CSE4201

Example

Processor 1 Processor 2 Interconnect Directory Memory


	P1				P2			Bus				Directory			Memory
step	State	Addr	Value	State	Addr	Value	Action	Proc.	Addr	Value	Addr	State	{Procs}	Value	
P1: Write 10 to A1							WrMs	P1	A1		A1	Ex	{P1}		
	Excl.	A1	10				DaRp	P1	A1	0					
P1: Read A1	Excl.	A1	10												
P2: Read A1				Shar.	A1		RdMs	P2	A1						
	Shar.	A1	10				Ftch	P1	A1	10	A1			10	
				Shar.	A1	10	DaRp	P2	A1	10	A1	Shar.	{P1,P2}	10	
P2: Write 20 to A1				Excl.	A1	20	WrMs	P2	A1					10	
	Inv.						Inval	P1	A1		A1	Excl.	{P2}	10	
P2: Write 40 to A2							WrMs	P2	A2		A2	Excl.	{P2}	0	
							WrBk	P2	A1	20	A1	Unca.	{}	20	
				Excl.	A2	40	DaRp	P2	A2	0	A2	Excl.	{P2}	0	

A1 and A2 map to the same cache block


Implementing a Directory

- We assume operations atomic, but they are not; reality is much harder; must avoid deadlock when run out of buffers in network (see Appendix E)
- Optimizations:
 - read miss or write miss in Exclusive: send data directly to requestor from owner vs. 1st to memory and then from memory to requestor


Basic Directory Transactions




Example Directory Protocol (1st Read)



Example Directory Protocol (Read Share)



Example Directory Protocol (Wr to shared)



Example Directory Protocol (Wr to Ex)

