	COSC4201 Multiprocessors
	Prof. Mokhtar Aboelaze
	Parts of these slides are taken from Notes by Prof. David Patterson (UCB)
Fall 07	CSE4201





Processor	Micro architecture	Fetch / Issue / Execute	FU	Clock Rate (GHz)	Transi s-tors Die size	Powei
Intel Pentium 4 Extreme	Speculative dynamically scheduled; deeply pipelined; SMT	3/3/4	7 int. 1 FP	3.8	125 M 122 mm <sup>2</sup>	115 W
AMD Athlon 64 FX-57	Speculative dynamically scheduled	3/3/4	6 int. 3 FP	2.8	114 M 115 mm <sup>2</sup>	104 W
IBM Power5 (1 CPU only)	Speculative dynamically scheduled; SMT; 2 CPU cores/chip	8/4/8	6 int. 2 FP	1.9	200 M 300 mm <sup>2</sup> (est.)	80W (est.)
Intel Itanium 2	Statically scheduled VLIW-style	6/5/11	9 int. 2 FP	1.6	592 M 423 mm <sup>2</sup>	130 W































Application	Scaling of computation	Scaling of communicatio n	Scaliong of Com/Com
FFT	(nlogn)/p	n/p	log n
LU	n/p	$\sqrt{n}$ $\sqrt{p}$	$\sqrt{n}$ $\sqrt{p}$
Barnes	(nlogn)/p	$\sqrt{n} \log n \sqrt{p}$	$\approx \sqrt{n} \sqrt{p}$
Ocean	n/p	$\sqrt{n}$ $\sqrt{p}$	$\sqrt{n}$ $\sqrt{p}$























° Normal snoopir	cache tags can be used for
° Valid bi	t per block makes invalidation easy
° Read m	isses easy since rely on snooping
° Writes = other co	⇒ Need to know if know whether any opies of the block are cached
• No ot bus fo	her copies $\Rightarrow$ No need to place write on or WB
• Other	$copies \Rightarrow$ Need to place invalidate on bus











