



	nstruction	Instruction using resu	ult Latency
FP ALU OP		FP ALU OP	3
FP ALU OP		Store double	2
Load double		FP ALU OP	1
Load Double		Store double	0
Loop:	L.D ADD.D S.D DADDUI BNE R	F0,0(R1) F4,F0,F2 O(R1),F4 R1,R1,#-8 1,R2,Loop	or (I=1000;I>0;I++) x[I]=x[I]+s;

°Assu oper intec	Exan Ime that ations, 2 Jer or bra	n ple w can sch FP opera anch	nedule 2 itions, a	2 memory and one	
Memory reference 1	Memory reference 2	FP 2 operation 1	FP op. 2	Int. op/ Clo branch	ock
LD F0,0(R1)	LD F6,-8(R1)				1
LD F10,-16(R1)	LD F14, 24(R1)				2
LD F18,-32(R1)	LD F22,-40(R1)	ADDD F4,F0,F2	ADDD F8,F6,I	-2 3	
LD F26,-48(R1)		ADDD F12,F10,F2	ADDD F16,F1	4,F2	4
		ADDD F20,F18,F2	ADDD F24,F2	2,F2	5
SD 0(R1),F4	SD -8(R1),F8	ADDD F28,F26,F2			6
SD -16(R1),F12	SD -24(R1),F16			DADD R1,R1,#-56	7
SD 24(R1),F20	SD 16(R1),F24				8
SD 8(R1),F28		7 iterations $cvcles = 1.2$	in 9 9 c/l	BNEZ R1,LOOP	9
Fall 07		CSE4201			







lteration number	Instructions		lssues at clock cycle number	Executes at clock cycle number	e clock cycle number	Write CDB at clock cycle number	Comment
1	LD	R2,0(R1)	1	2	3	4	First issue
. 1	DADDIU	R2,R2,#1	1	5 🔶		6	Wait for LW
1	SD	R2,0(R1)	2	3	7		Wait for DADDIU
1	DADDIU	R1,R1,#4	2	3		4	Execute directly
1	BNE	R2,R3,L00P	3	7 🖌			Wait for DADDIU
2	LD	R2,0(R1)	4	8	9	10	Wait for BNE
2	DADDIU	R2,R2,#1	4	11 🗸		12	Wait for LW
2	SD	R2,0(R1)	5	9	13		Wait for DADDI
2	DADDIU	R1,R1,#4	5	8		9	Wait for BNE
2	BNE	R2,R3,L00P	6	13			Wait for DADDIU
3	LD	R2,0(R1)	7	14	15	16	Wait for BNE
3	DADDIU	R2,R2,#1	7	17 🔸		18	Wait for LW
3	SD	R2,0(R1)	8	15	19		Wait for DADDIU
3	DADDIU	R1,R1,#4	8	14		15	Wait for BNE
3	BNZ	R2,R3,L00P	9	19 🖌			Wait for DADDI

the strength of speculation. Separate functional units for address calculation, ALU operations, and evaluation allow multiple instructions to execute in the same cycle.
Fall 07 CSE4201

teration number	Instructions		lssues at clock number	Executes at clock number	Read access at clock number	Write CDB at clock number	Commits at clock number	Comment
1	LD	R2,0(R1)	1	2	3	4	5	First issue
1	DADDIU	R2,R2,#1	1	5		6	7	Wait for LW
1	SD	R2,0(R1)	2	3			7	Wait for DADDIU
1	DADDIU	R1,R1,#4	2	3		4	8	Commit in order
1	BNE	R2,R3,L00P	3	7 🖌			8	Wait for DADDIU
2	LD	R2,0(R1)	4	5	6	7	9	No execute delay
2	DADDIU	R2,R2,#1	4	8		9	10	Wait for LW
2	SD	R2,0(R1)	5	6			10	Wait for DADDIU
2	DADDIU	R1,R1,#4	5	6		7	11	Commit in order
2	BNE	R2,R3,L00P	6	10			11	Wait for DADDIU
3	LD	R2,0(R1)	7	8	9	10	12	Earliest possible
3	DADDIU	R2,R2,#1	7	11		12	13	Wait for LW
3	SD	R2,0(R1)	8	9			13	Wait for DADDIU
3	DADDIU	R1,R1,#4	8	9		10	14	Executes earlier
3	BNE	R2,R3,L00P	9	13			14	Wait for DADDIU

Branches Still Single Issue Fall 07

CSE4201